Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / kernel / shift / mainline / b69cd984efba767788d18206a84ce37b7584fea8 / . / arch / arm / boot / dts / tegra20.dtsi
blob: 1911432987ef1e5343dbf2b1ae268fb6f3b56355 [file] [log] [blame]
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]1/include/ "skeleton.dtsi"
2
3/ {
4 compatible = "nvidia,tegra20";
5 interrupt-parent = <&intc>;
6
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]7 aliases {
8 serial0 = &uarta;
9 serial1 = &uartb;
10 serial2 = &uartc;
11 serial3 = &uartd;
12 serial4 = &uarte;
13 };
14
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]15 host1x {
16 compatible = "nvidia,tegra20-host1x", "simple-bus";
17 reg = <0x50000000 0x00024000>;
18 interrupts = <0 65 0x04 /* mpcore syncpt */
19 0 67 0x04>; /* mpcore general */
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]20 clocks = <&tegra_car 28>;
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]21
22 #address-cells = <1>;
23 #size-cells = <1>;
24
25 ranges = <0x54000000 0x54000000 0x04000000>;
26
27 mpe {
28 compatible = "nvidia,tegra20-mpe";
29 reg = <0x54040000 0x00040000>;
30 interrupts = <0 68 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]31 clocks = <&tegra_car 60>;
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]32 };
33
34 vi {
35 compatible = "nvidia,tegra20-vi";
36 reg = <0x54080000 0x00040000>;
37 interrupts = <0 69 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]38 clocks = <&tegra_car 100>;
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]39 };
40
41 epp {
42 compatible = "nvidia,tegra20-epp";
43 reg = <0x540c0000 0x00040000>;
44 interrupts = <0 70 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]45 clocks = <&tegra_car 19>;
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]46 };
47
48 isp {
49 compatible = "nvidia,tegra20-isp";
50 reg = <0x54100000 0x00040000>;
51 interrupts = <0 71 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]52 clocks = <&tegra_car 23>;
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]53 };
54
55 gr2d {
56 compatible = "nvidia,tegra20-gr2d";
57 reg = <0x54140000 0x00040000>;
58 interrupts = <0 72 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]59 clocks = <&tegra_car 21>;
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]60 };
61
62 gr3d {
63 compatible = "nvidia,tegra20-gr3d";
64 reg = <0x54180000 0x00040000>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]65 clocks = <&tegra_car 24>;
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]66 };
67
68 dc@54200000 {
69 compatible = "nvidia,tegra20-dc";
70 reg = <0x54200000 0x00040000>;
71 interrupts = <0 73 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]72 clocks = <&tegra_car 27>, <&tegra_car 121>;
73 clock-names = "disp1", "parent";
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]74
75 rgb {
76 status = "disabled";
77 };
78 };
79
80 dc@54240000 {
81 compatible = "nvidia,tegra20-dc";
82 reg = <0x54240000 0x00040000>;
83 interrupts = <0 74 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]84 clocks = <&tegra_car 26>, <&tegra_car 121>;
85 clock-names = "disp2", "parent";
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]86
87 rgb {
88 status = "disabled";
89 };
90 };
91
92 hdmi {
93 compatible = "nvidia,tegra20-hdmi";
94 reg = <0x54280000 0x00040000>;
95 interrupts = <0 75 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]96 clocks = <&tegra_car 51>, <&tegra_car 117>;
97 clock-names = "hdmi", "parent";
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]98 status = "disabled";
99 };
100
101 tvo {
102 compatible = "nvidia,tegra20-tvo";
103 reg = <0x542c0000 0x00040000>;
104 interrupts = <0 76 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]105 clocks = <&tegra_car 102>;
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]106 status = "disabled";
107 };
108
109 dsi {
110 compatible = "nvidia,tegra20-dsi";
111 reg = <0x54300000 0x00040000>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]112 clocks = <&tegra_car 48>;
Thierry Redinged821f02012-11-15 22:07:54 +0100[diff] [blame]113 status = "disabled";
114 };
115 };
116
Stephen Warren73368ba2012-09-19 14:17:24 -0600[diff] [blame]117 timer@50004600 {
118 compatible = "arm,cortex-a9-twd-timer";
119 reg = <0x50040600 0x20>;
120 interrupts = <1 13 0x304>;
Prashant Gaikwaded3ced32013-03-01 11:32:24 -0700[diff] [blame]121 clocks = <&tegra_car 132>;
Stephen Warren73368ba2012-09-19 14:17:24 -0600[diff] [blame]122 };
123
Stephen Warrenf9eb26a2012-05-11 16:17:47 -0600[diff] [blame]124 intc: interrupt-controller {
pdeschrijver@nvidia.com0d4f7472011-11-29 18:29:19 -0700[diff] [blame]125 compatible = "arm,cortex-a9-gic";
Stephen Warren5ff48882012-05-11 16:26:03 -0600[diff] [blame]126 reg = <0x50041000 0x1000
127 0x50040100 0x0100>;
Stephen Warren2eaab062012-05-11 17:12:52 -0600[diff] [blame]128 interrupt-controller;
129 #interrupt-cells = <3>;
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]130 };
131
Stephen Warrenbb2c1de2013-01-14 10:09:16 -0700[diff] [blame]132 cache-controller {
133 compatible = "arm,pl310-cache";
134 reg = <0x50043000 0x1000>;
135 arm,data-latency = <5 5 2>;
136 arm,tag-latency = <4 4 2>;
137 cache-unified;
138 cache-level = <2>;
139 };
140
Stephen Warren2f2b7fb2012-09-19 12:02:31 -0600[diff] [blame]141 timer@60005000 {
142 compatible = "nvidia,tegra20-timer";
143 reg = <0x60005000 0x60>;
144 interrupts = <0 0 0x04
145 0 1 0x04
146 0 41 0x04
147 0 42 0x04>;
Peter De Schrijver6f88fb82013-02-04 15:40:30 +0200[diff] [blame]148 clocks = <&tegra_car 5>;
Stephen Warren2f2b7fb2012-09-19 12:02:31 -0600[diff] [blame]149 };
150
Stephen Warren270f8ce2013-01-11 13:16:22 +0530[diff] [blame]151 tegra_car: clock {
152 compatible = "nvidia,tegra20-car";
153 reg = <0x60006000 0x1000>;
154 #clock-cells = <1>;
155 };
156
Stephen Warrenf9eb26a2012-05-11 16:17:47 -0600[diff] [blame]157 apbdma: dma {
Stephen Warren8051b752012-01-11 16:09:54 -0700[diff] [blame]158 compatible = "nvidia,tegra20-apbdma";
159 reg = <0x6000a000 0x1200>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]160 interrupts = <0 104 0x04
161 0 105 0x04
162 0 106 0x04
163 0 107 0x04
164 0 108 0x04
165 0 109 0x04
166 0 110 0x04
167 0 111 0x04
168 0 112 0x04
169 0 113 0x04
170 0 114 0x04
171 0 115 0x04
172 0 116 0x04
173 0 117 0x04
174 0 118 0x04
175 0 119 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]176 clocks = <&tegra_car 34>;
Stephen Warren8051b752012-01-11 16:09:54 -0700[diff] [blame]177 };
178
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]179 ahb {
180 compatible = "nvidia,tegra20-ahb";
181 reg = <0x6000c004 0x10c>; /* AHB Arbitration + Gizmo Controller */
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]182 };
183
Stephen Warrenf9eb26a2012-05-11 16:17:47 -0600[diff] [blame]184 gpio: gpio {
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]185 compatible = "nvidia,tegra20-gpio";
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]186 reg = <0x6000d000 0x1000>;
187 interrupts = <0 32 0x04
188 0 33 0x04
189 0 34 0x04
190 0 35 0x04
191 0 55 0x04
192 0 87 0x04
193 0 89 0x04>;
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]194 #gpio-cells = <2>;
195 gpio-controller;
Stephen Warren6f74dc92012-01-04 08:39:37 +0000[diff] [blame]196 #interrupt-cells = <2>;
197 interrupt-controller;
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]198 };
199
Stephen Warrenf9eb26a2012-05-11 16:17:47 -0600[diff] [blame]200 pinmux: pinmux {
Stephen Warrenf62f5482011-10-11 16:16:13 -0600[diff] [blame]201 compatible = "nvidia,tegra20-pinmux";
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]202 reg = <0x70000014 0x10 /* Tri-state registers */
203 0x70000080 0x20 /* Mux registers */
204 0x700000a0 0x14 /* Pull-up/down registers */
205 0x70000868 0xa8>; /* Pad control registers */
Stephen Warrenf62f5482011-10-11 16:16:13 -0600[diff] [blame]206 };
207
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]208 das {
209 compatible = "nvidia,tegra20-das";
210 reg = <0x70000c00 0x80>;
211 };
Stephen Warrenfc5c3062013-03-06 11:28:32 -0700[diff] [blame]212
Lucas Stach0698ed12013-01-05 02:18:44 +0100[diff] [blame]213 tegra_ac97: ac97 {
214 compatible = "nvidia,tegra20-ac97";
215 reg = <0x70002000 0x200>;
216 interrupts = <0 81 0x04>;
217 nvidia,dma-request-selector = <&apbdma 12>;
218 clocks = <&tegra_car 3>;
219 status = "disabled";
220 };
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]221
222 tegra_i2s1: i2s@70002800 {
223 compatible = "nvidia,tegra20-i2s";
224 reg = <0x70002800 0x200>;
225 interrupts = <0 13 0x04>;
226 nvidia,dma-request-selector = <&apbdma 2>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]227 clocks = <&tegra_car 11>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]228 status = "disabled";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]229 };
230
231 tegra_i2s2: i2s@70002a00 {
232 compatible = "nvidia,tegra20-i2s";
233 reg = <0x70002a00 0x200>;
234 interrupts = <0 3 0x04>;
235 nvidia,dma-request-selector = <&apbdma 1>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]236 clocks = <&tegra_car 18>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]237 status = "disabled";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]238 };
239
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]240 /*
241 * There are two serial driver i.e. 8250 based simple serial
242 * driver and APB DMA based serial driver for higher baudrate
243 * and performace. To enable the 8250 based driver, the compatible
244 * is "nvidia,tegra20-uart" and to enable the APB DMA based serial
245 * driver, the comptible is "nvidia,tegra20-hsuart".
246 */
247 uarta: serial@70006000 {
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]248 compatible = "nvidia,tegra20-uart";
249 reg = <0x70006000 0x40>;
250 reg-shift = <2>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]251 interrupts = <0 36 0x04>;
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]252 nvidia,dma-request-selector = <&apbdma 8>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]253 clocks = <&tegra_car 6>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]254 status = "disabled";
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]255 };
256
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]257 uartb: serial@70006040 {
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]258 compatible = "nvidia,tegra20-uart";
259 reg = <0x70006040 0x40>;
260 reg-shift = <2>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]261 interrupts = <0 37 0x04>;
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]262 nvidia,dma-request-selector = <&apbdma 9>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]263 clocks = <&tegra_car 96>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]264 status = "disabled";
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]265 };
266
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]267 uartc: serial@70006200 {
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]268 compatible = "nvidia,tegra20-uart";
269 reg = <0x70006200 0x100>;
270 reg-shift = <2>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]271 interrupts = <0 46 0x04>;
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]272 nvidia,dma-request-selector = <&apbdma 10>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]273 clocks = <&tegra_car 55>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]274 status = "disabled";
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]275 };
276
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]277 uartd: serial@70006300 {
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]278 compatible = "nvidia,tegra20-uart";
279 reg = <0x70006300 0x100>;
280 reg-shift = <2>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]281 interrupts = <0 90 0x04>;
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]282 nvidia,dma-request-selector = <&apbdma 19>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]283 clocks = <&tegra_car 65>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]284 status = "disabled";
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]285 };
286
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]287 uarte: serial@70006400 {
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]288 compatible = "nvidia,tegra20-uart";
289 reg = <0x70006400 0x100>;
290 reg-shift = <2>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]291 interrupts = <0 91 0x04>;
Laxman Dewanganb6551bb2012-12-19 12:01:11 +0530[diff] [blame]292 nvidia,dma-request-selector = <&apbdma 20>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]293 clocks = <&tegra_car 66>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]294 status = "disabled";
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]295 };
296
Thierry Reding2b8b15d2012-09-20 17:06:05 +0200[diff] [blame]297 pwm: pwm {
Thierry Reding140fd972011-12-21 08:04:13 +0100[diff] [blame]298 compatible = "nvidia,tegra20-pwm";
299 reg = <0x7000a000 0x100>;
300 #pwm-cells = <2>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]301 clocks = <&tegra_car 17>;
Andrew Chewb69cd982013-03-12 16:40:51 -0700[diff] [blame^]302 status = "disabled";
Thierry Reding140fd972011-12-21 08:04:13 +0100[diff] [blame]303 };
304
Stephen Warren380e04a2012-09-19 12:13:16 -0600[diff] [blame]305 rtc {
306 compatible = "nvidia,tegra20-rtc";
307 reg = <0x7000e000 0x100>;
308 interrupts = <0 2 0x04>;
Peter De Schrijver6f88fb82013-02-04 15:40:30 +0200[diff] [blame]309 clocks = <&tegra_car 4>;
Stephen Warren380e04a2012-09-19 12:13:16 -0600[diff] [blame]310 };
311
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]312 i2c@7000c000 {
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]313 compatible = "nvidia,tegra20-i2c";
314 reg = <0x7000c000 0x100>;
315 interrupts = <0 38 0x04>;
Stephen Warren2eaab062012-05-11 17:12:52 -0600[diff] [blame]316 #address-cells = <1>;
317 #size-cells = <0>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]318 clocks = <&tegra_car 12>, <&tegra_car 124>;
319 clock-names = "div-clk", "fast-clk";
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]320 status = "disabled";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]321 };
322
Laxman Dewanganfa98a112012-11-13 10:33:39 +0530[diff] [blame]323 spi@7000c380 {
324 compatible = "nvidia,tegra20-sflash";
325 reg = <0x7000c380 0x80>;
326 interrupts = <0 39 0x04>;
327 nvidia,dma-request-selector = <&apbdma 11>;
328 #address-cells = <1>;
329 #size-cells = <0>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]330 clocks = <&tegra_car 43>;
Laxman Dewanganfa98a112012-11-13 10:33:39 +0530[diff] [blame]331 status = "disabled";
332 };
333
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]334 i2c@7000c400 {
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]335 compatible = "nvidia,tegra20-i2c";
336 reg = <0x7000c400 0x100>;
337 interrupts = <0 84 0x04>;
Stephen Warren2eaab062012-05-11 17:12:52 -0600[diff] [blame]338 #address-cells = <1>;
339 #size-cells = <0>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]340 clocks = <&tegra_car 54>, <&tegra_car 124>;
341 clock-names = "div-clk", "fast-clk";
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]342 status = "disabled";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]343 };
344
345 i2c@7000c500 {
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]346 compatible = "nvidia,tegra20-i2c";
347 reg = <0x7000c500 0x100>;
348 interrupts = <0 92 0x04>;
Stephen Warren2eaab062012-05-11 17:12:52 -0600[diff] [blame]349 #address-cells = <1>;
350 #size-cells = <0>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]351 clocks = <&tegra_car 67>, <&tegra_car 124>;
352 clock-names = "div-clk", "fast-clk";
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]353 status = "disabled";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]354 };
355
356 i2c@7000d000 {
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]357 compatible = "nvidia,tegra20-i2c-dvc";
358 reg = <0x7000d000 0x200>;
359 interrupts = <0 53 0x04>;
Stephen Warren2eaab062012-05-11 17:12:52 -0600[diff] [blame]360 #address-cells = <1>;
361 #size-cells = <0>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]362 clocks = <&tegra_car 47>, <&tegra_car 124>;
363 clock-names = "div-clk", "fast-clk";
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]364 status = "disabled";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]365 };
366
Laxman Dewangana86b0db2012-10-30 12:35:23 +0530[diff] [blame]367 spi@7000d400 {
368 compatible = "nvidia,tegra20-slink";
369 reg = <0x7000d400 0x200>;
370 interrupts = <0 59 0x04>;
371 nvidia,dma-request-selector = <&apbdma 15>;
372 #address-cells = <1>;
373 #size-cells = <0>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]374 clocks = <&tegra_car 41>;
Laxman Dewangana86b0db2012-10-30 12:35:23 +0530[diff] [blame]375 status = "disabled";
376 };
377
378 spi@7000d600 {
379 compatible = "nvidia,tegra20-slink";
380 reg = <0x7000d600 0x200>;
381 interrupts = <0 82 0x04>;
382 nvidia,dma-request-selector = <&apbdma 16>;
383 #address-cells = <1>;
384 #size-cells = <0>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]385 clocks = <&tegra_car 44>;
Laxman Dewangana86b0db2012-10-30 12:35:23 +0530[diff] [blame]386 status = "disabled";
387 };
388
389 spi@7000d800 {
390 compatible = "nvidia,tegra20-slink";
391 reg = <0x7000d480 0x200>;
392 interrupts = <0 83 0x04>;
393 nvidia,dma-request-selector = <&apbdma 17>;
394 #address-cells = <1>;
395 #size-cells = <0>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]396 clocks = <&tegra_car 46>;
Laxman Dewangana86b0db2012-10-30 12:35:23 +0530[diff] [blame]397 status = "disabled";
398 };
399
400 spi@7000da00 {
401 compatible = "nvidia,tegra20-slink";
402 reg = <0x7000da00 0x200>;
403 interrupts = <0 93 0x04>;
404 nvidia,dma-request-selector = <&apbdma 18>;
405 #address-cells = <1>;
406 #size-cells = <0>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]407 clocks = <&tegra_car 68>;
Laxman Dewangana86b0db2012-10-30 12:35:23 +0530[diff] [blame]408 status = "disabled";
409 };
410
Laxman Dewangan699ed4b2013-01-11 19:03:03 +0530[diff] [blame]411 kbc {
412 compatible = "nvidia,tegra20-kbc";
413 reg = <0x7000e200 0x100>;
414 interrupts = <0 85 0x04>;
415 clocks = <&tegra_car 36>;
416 status = "disabled";
417 };
418
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]419 pmc {
420 compatible = "nvidia,tegra20-pmc";
421 reg = <0x7000e400 0x400>;
Joseph Lo7021d122013-04-03 19:31:27 +0800[diff] [blame]422 clocks = <&tegra_car 110>, <&clk32k_in>;
423 clock-names = "pclk", "clk32k_in";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]424 };
425
Stephen Warrenbbfc33b2012-10-02 13:10:47 -0600[diff] [blame]426 memory-controller@7000f000 {
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]427 compatible = "nvidia,tegra20-mc";
428 reg = <0x7000f000 0x024
429 0x7000f03c 0x3c4>;
430 interrupts = <0 77 0x04>;
431 };
432
Hiroshi Doyu109269e2013-01-29 10:30:30 +0200[diff] [blame]433 iommu {
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]434 compatible = "nvidia,tegra20-gart";
435 reg = <0x7000f024 0x00000018 /* controller registers */
436 0x58000000 0x02000000>; /* GART aperture */
437 };
438
Stephen Warrenbbfc33b2012-10-02 13:10:47 -0600[diff] [blame]439 memory-controller@7000f400 {
Olof Johansson0c6700a2011-10-13 02:14:55 -0700[diff] [blame]440 compatible = "nvidia,tegra20-emc";
441 reg = <0x7000f400 0x200>;
Stephen Warren2eaab062012-05-11 17:12:52 -0600[diff] [blame]442 #address-cells = <1>;
443 #size-cells = <0>;
Olof Johansson0c6700a2011-10-13 02:14:55 -0700[diff] [blame]444 };
445
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]446 usb@c5000000 {
447 compatible = "nvidia,tegra20-ehci", "usb-ehci";
448 reg = <0xc5000000 0x4000>;
449 interrupts = <0 20 0x04>;
450 phy_type = "utmi";
451 nvidia,has-legacy-mode;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]452 clocks = <&tegra_car 22>;
Venu Byravarasub4e07472012-12-13 20:59:07 +0000[diff] [blame]453 nvidia,needs-double-reset;
Venu Byravarasue374b652013-01-16 03:30:19 +0000[diff] [blame]454 nvidia,phy = <&phy1>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]455 status = "disabled";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]456 };
457
Stephen Warren5d324412013-03-06 11:28:33 -0700[diff] [blame]458 phy1: usb-phy@c5000400 {
459 compatible = "nvidia,tegra20-usb-phy";
460 reg = <0xc5000400 0x3c00>;
461 phy_type = "utmi";
462 nvidia,has-legacy-mode;
463 clocks = <&tegra_car 22>, <&tegra_car 127>;
464 clock-names = "phy", "pll_u";
465 };
466
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]467 usb@c5004000 {
468 compatible = "nvidia,tegra20-ehci", "usb-ehci";
469 reg = <0xc5004000 0x4000>;
470 interrupts = <0 21 0x04>;
471 phy_type = "ulpi";
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]472 clocks = <&tegra_car 58>;
Venu Byravarasue374b652013-01-16 03:30:19 +0000[diff] [blame]473 nvidia,phy = <&phy2>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]474 status = "disabled";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]475 };
476
Stephen Warren5d324412013-03-06 11:28:33 -0700[diff] [blame]477 phy2: usb-phy@c5004400 {
478 compatible = "nvidia,tegra20-usb-phy";
479 reg = <0xc5004400 0x3c00>;
480 phy_type = "ulpi";
481 clocks = <&tegra_car 94>, <&tegra_car 127>;
482 clock-names = "phy", "pll_u";
483 };
484
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]485 usb@c5008000 {
486 compatible = "nvidia,tegra20-ehci", "usb-ehci";
487 reg = <0xc5008000 0x4000>;
488 interrupts = <0 97 0x04>;
489 phy_type = "utmi";
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]490 clocks = <&tegra_car 59>;
Venu Byravarasue374b652013-01-16 03:30:19 +0000[diff] [blame]491 nvidia,phy = <&phy3>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]492 status = "disabled";
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]493 };
494
Stephen Warren5d324412013-03-06 11:28:33 -0700[diff] [blame]495 phy3: usb-phy@c5008400 {
496 compatible = "nvidia,tegra20-usb-phy";
497 reg = <0xc5008400 0x3c00>;
498 phy_type = "utmi";
499 clocks = <&tegra_car 22>, <&tegra_car 127>;
500 clock-names = "phy", "pll_u";
501 };
502
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]503 sdhci@c8000000 {
504 compatible = "nvidia,tegra20-sdhci";
505 reg = <0xc8000000 0x200>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]506 interrupts = <0 14 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]507 clocks = <&tegra_car 14>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]508 status = "disabled";
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]509 };
510
511 sdhci@c8000200 {
512 compatible = "nvidia,tegra20-sdhci";
513 reg = <0xc8000200 0x200>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]514 interrupts = <0 15 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]515 clocks = <&tegra_car 9>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]516 status = "disabled";
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]517 };
518
519 sdhci@c8000400 {
520 compatible = "nvidia,tegra20-sdhci";
521 reg = <0xc8000400 0x200>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]522 interrupts = <0 19 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]523 clocks = <&tegra_car 69>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]524 status = "disabled";
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]525 };
526
527 sdhci@c8000600 {
528 compatible = "nvidia,tegra20-sdhci";
529 reg = <0xc8000600 0x200>;
Stephen Warren95decf82012-05-11 16:11:38 -0600[diff] [blame]530 interrupts = <0 31 0x04>;
Prashant Gaikwad8d8b43d2013-01-11 13:31:21 +0530[diff] [blame]531 clocks = <&tegra_car 15>;
Roland Stigge223ef782012-06-11 21:09:45 +0200[diff] [blame]532 status = "disabled";
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]533 };
Olof Johanssonc27317c2011-11-04 09:12:39 +0000[diff] [blame]534
Hiroshi Doyu4dd2bd32013-01-11 15:26:55 +0200[diff] [blame]535 cpus {
536 #address-cells = <1>;
537 #size-cells = <0>;
538
539 cpu@0 {
540 device_type = "cpu";
541 compatible = "arm,cortex-a9";
542 reg = <0>;
543 };
544
545 cpu@1 {
546 device_type = "cpu";
547 compatible = "arm,cortex-a9";
548 reg = <1>;
549 };
550 };
551
Stephen Warrenc04abb32012-05-11 17:03:26 -0600[diff] [blame]552 pmu {
553 compatible = "arm,cortex-a9-pmu";
554 interrupts = <0 56 0x04
555 0 57 0x04>;
hdoyu@nvidia.com6a943e02012-05-09 21:45:33 +0000[diff] [blame]556 };
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]557};