blob: 15204e44161da6c98e8528488c8bf2be3a46ca6a [file] [log] [blame]
Carlo Caione6b112e22014-09-09 22:12:56 +02001/*
2 * Copyright 2014 Carlo Caione <carlo@caione.org>
3 *
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
7 * whole.
8 *
9 * a) This library is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
13 *
14 * This library is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public
20 * License along with this library; if not, write to the Free
21 * Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
22 * MA 02110-1301 USA
23 *
24 * Or, alternatively,
25 *
26 * b) Permission is hereby granted, free of charge, to any person
27 * obtaining a copy of this software and associated documentation
28 * files (the "Software"), to deal in the Software without
29 * restriction, including without limitation the rights to use,
30 * copy, modify, merge, publish, distribute, sublicense, and/or
31 * sell copies of the Software, and to permit persons to whom the
32 * Software is furnished to do so, subject to the following
33 * conditions:
34 *
35 * The above copyright notice and this permission notice shall be
36 * included in all copies or substantial portions of the Software.
37 *
38 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
39 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
40 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
41 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
42 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
43 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
44 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
45 * OTHER DEALINGS IN THE SOFTWARE.
46 */
47
Martin Blumenstingl5239e052017-06-15 23:33:44 +020048#include <dt-bindings/interrupt-controller/irq.h>
49#include <dt-bindings/interrupt-controller/arm-gic.h>
Carlo Caione6b112e22014-09-09 22:12:56 +020050/include/ "skeleton.dtsi"
51
52/ {
53 interrupt-parent = <&gic>;
54
Beniamino Galvani550ab392014-11-18 15:30:35 +010055 L2: l2-cache-controller@c4200000 {
56 compatible = "arm,pl310-cache";
57 reg = <0xc4200000 0x1000>;
58 cache-unified;
59 cache-level = <2>;
60 };
61
Carlo Caione6b112e22014-09-09 22:12:56 +020062 gic: interrupt-controller@c4301000 {
63 compatible = "arm,cortex-a9-gic";
64 reg = <0xc4301000 0x1000>,
65 <0xc4300100 0x0100>;
66 interrupt-controller;
67 #interrupt-cells = <3>;
68 };
69
Carlo Caione6b112e22014-09-09 22:12:56 +020070 soc {
71 compatible = "simple-bus";
72 #address-cells = <1>;
73 #size-cells = <1>;
74 ranges;
75
Martin Blumenstingl200a5752017-04-17 23:39:37 +020076 cbus: cbus@c1100000 {
77 compatible = "simple-bus";
78 reg = <0xc1100000 0x200000>;
Beniamino Galvani8fba96f2014-11-13 20:32:03 +010079 #address-cells = <1>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +020080 #size-cells = <1>;
81 ranges = <0x0 0xc1100000 0x200000>;
82
Martin Blumenstingla35910d2017-06-15 23:33:49 +020083 hwrng: rng@8100 {
84 compatible = "amlogic,meson-rng";
85 reg = <0x8100 0x8>;
86 };
87
Martin Blumenstingl200a5752017-04-17 23:39:37 +020088 uart_A: serial@84c0 {
89 compatible = "amlogic,meson-uart";
90 reg = <0x84c0 0x18>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +020091 interrupts = <GIC_SPI 26 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +020092 status = "disabled";
93 };
94
95 uart_B: serial@84dc {
96 compatible = "amlogic,meson-uart";
97 reg = <0x84dc 0x18>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +020098 interrupts = <GIC_SPI 75 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +020099 status = "disabled";
100 };
101
102 i2c_A: i2c@8500 {
103 compatible = "amlogic,meson6-i2c";
104 reg = <0x8500 0x20>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +0200105 interrupts = <GIC_SPI 21 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200106 #address-cells = <1>;
107 #size-cells = <0>;
108 status = "disabled";
109 };
110
Martin Blumenstingla39a3b92017-06-15 23:33:47 +0200111 saradc: adc@8680 {
112 compatible = "amlogic,meson-saradc";
113 reg = <0x8680 0x34>;
114 #io-channel-cells = <1>;
115 interrupts = <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>;
116 status = "disabled";
117 };
118
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200119 uart_C: serial@8700 {
120 compatible = "amlogic,meson-uart";
121 reg = <0x8700 0x18>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +0200122 interrupts = <GIC_SPI 93 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200123 status = "disabled";
124 };
125
126 i2c_B: i2c@87c0 {
127 compatible = "amlogic,meson6-i2c";
128 reg = <0x87c0 0x20>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +0200129 interrupts = <GIC_SPI 128 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200130 #address-cells = <1>;
131 #size-cells = <0>;
132 status = "disabled";
133 };
134
Martin Blumenstingle29b1cf2017-06-15 23:33:50 +0200135 usb0_phy: phy@8800 {
136 compatible = "amlogic,meson-mx-usb2-phy";
137 #phy-cells = <0>;
138 reg = <0x8800 0x20>;
139 status = "disabled";
140 };
141
142 usb1_phy: phy@8820 {
143 compatible = "amlogic,meson-mx-usb2-phy";
144 #phy-cells = <0>;
145 reg = <0x8820 0x20>;
146 status = "disabled";
147 };
148
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200149 spifc: spi@8c80 {
150 compatible = "amlogic,meson6-spifc";
151 reg = <0x8c80 0x80>;
152 #address-cells = <1>;
153 #size-cells = <0>;
154 status = "disabled";
155 };
156
157 wdt: watchdog@9900 {
158 compatible = "amlogic,meson6-wdt";
159 reg = <0x9900 0x8>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +0200160 interrupts = <GIC_SPI 0 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200161 };
162
163 timer@9940 {
164 compatible = "amlogic,meson6-timer";
165 reg = <0x9940 0x18>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +0200166 interrupts = <GIC_SPI 10 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200167 };
Beniamino Galvani8fba96f2014-11-13 20:32:03 +0100168 };
169
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200170 aobus: aobus@c8100000 {
171 compatible = "simple-bus";
172 reg = <0xc8100000 0x100000>;
Beniamino Galvani8fba96f2014-11-13 20:32:03 +0100173 #address-cells = <1>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200174 #size-cells = <1>;
175 ranges = <0x0 0xc8100000 0x100000>;
Beniamino Galvani8fba96f2014-11-13 20:32:03 +0100176
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200177 ir_receiver: ir-receiver@480 {
178 compatible= "amlogic,meson6-ir";
179 reg = <0x480 0x20>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +0200180 interrupts = <GIC_SPI 15 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200181 status = "disabled";
182 };
Linus Torvalds2183a582014-12-11 11:49:23 -0800183
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200184 uart_AO: serial@4c0 {
185 compatible = "amlogic,meson-uart";
186 reg = <0x4c0 0x18>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +0200187 interrupts = <GIC_SPI 90 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200188 status = "disabled";
189 };
Beniamino Galvani03bb9512015-03-01 20:39:51 +0100190
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200191 i2c_AO: i2c@500 {
192 compatible = "amlogic,meson6-i2c";
193 reg = <0x500 0x20>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +0200194 interrupts = <GIC_SPI 92 IRQ_TYPE_EDGE_RISING>;
Martin Blumenstingl200a5752017-04-17 23:39:37 +0200195 #address-cells = <1>;
196 #size-cells = <0>;
197 status = "disabled";
198 };
Beniamino Galvani03bb9512015-03-01 20:39:51 +0100199 };
Beniamino Galvani2345d502015-03-01 20:45:37 +0100200
Martin Blumenstingle29b1cf2017-06-15 23:33:50 +0200201 usb0: usb@c9040000 {
202 compatible = "snps,dwc2";
203 #address-cells = <1>;
204 #size-cells = <0>;
205 reg = <0xc9040000 0x40000>;
206 interrupts = <GIC_SPI 30 IRQ_TYPE_EDGE_RISING>;
207 phys = <&usb0_phy>;
208 phy-names = "usb2-phy";
209 dr_mode = "host";
210 status = "disabled";
211 };
212
213 usb1: usb@c90c0000 {
214 compatible = "snps,dwc2";
215 #address-cells = <1>;
216 #size-cells = <0>;
217 reg = <0xc90c0000 0x40000>;
218 interrupts = <GIC_SPI 31 IRQ_TYPE_EDGE_RISING>;
219 phys = <&usb1_phy>;
220 phy-names = "usb2-phy";
221 dr_mode = "host";
222 status = "disabled";
223 };
224
Beniamino Galvani2345d502015-03-01 20:45:37 +0100225 ethmac: ethernet@c9410000 {
226 compatible = "amlogic,meson6-dwmac", "snps,dwmac";
227 reg = <0xc9410000 0x10000
228 0xc1108108 0x4>;
Martin Blumenstingl5239e052017-06-15 23:33:44 +0200229 interrupts = <GIC_SPI 8 IRQ_TYPE_EDGE_RISING>;
Beniamino Galvani2345d502015-03-01 20:45:37 +0100230 interrupt-names = "macirq";
Beniamino Galvani2345d502015-03-01 20:45:37 +0100231 status = "disabled";
232 };
Carlo Caione6b112e22014-09-09 22:12:56 +0200233 };
234}; /* end of / */