blob: f4ca23b158b3b7aace85c4899385e980fd4c42b8 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001#ifndef _ASM_GENERIC_PGTABLE_H
2#define _ASM_GENERIC_PGTABLE_H
3
Dan Williamsf25748e32016-01-15 16:56:43 -08004#include <linux/pfn.h>
5
Rusty Russell673eae82006-09-25 23:32:29 -07006#ifndef __ASSEMBLY__
Greg Ungerer95352392007-08-10 13:01:20 -07007#ifdef CONFIG_MMU
Rusty Russell673eae82006-09-25 23:32:29 -07008
Ben Hutchingsfbd71842011-02-27 05:41:35 +00009#include <linux/mm_types.h>
Paul Gortmaker187f1882011-11-23 20:12:59 -050010#include <linux/bug.h>
Toshi Kanie61ce6a2015-04-14 15:47:23 -070011#include <linux/errno.h>
Ben Hutchingsfbd71842011-02-27 05:41:35 +000012
Kirill A. Shutemov235a8f02015-04-14 15:46:17 -070013#if 4 - defined(__PAGETABLE_PUD_FOLDED) - defined(__PAGETABLE_PMD_FOLDED) != \
14 CONFIG_PGTABLE_LEVELS
15#error CONFIG_PGTABLE_LEVELS is not consistent with __PAGETABLE_{PUD,PMD}_FOLDED
16#endif
17
Hugh Dickins6ee86302013-04-29 15:07:44 -070018/*
19 * On almost all architectures and configurations, 0 can be used as the
20 * upper ceiling to free_pgtables(): on many architectures it has the same
21 * effect as using TASK_SIZE. However, there is one configuration which
22 * must impose a more careful limit, to avoid freeing kernel pgtables.
23 */
24#ifndef USER_PGTABLES_CEILING
25#define USER_PGTABLES_CEILING 0UL
26#endif
27
Linus Torvalds1da177e2005-04-16 15:20:36 -070028#ifndef __HAVE_ARCH_PTEP_SET_ACCESS_FLAGS
Andrea Arcangelie2cda322011-01-13 15:46:40 -080029extern int ptep_set_access_flags(struct vm_area_struct *vma,
30 unsigned long address, pte_t *ptep,
31 pte_t entry, int dirty);
32#endif
33
34#ifndef __HAVE_ARCH_PMDP_SET_ACCESS_FLAGS
Vineet Guptabd5e88a2015-07-09 17:22:44 +053035#ifdef CONFIG_TRANSPARENT_HUGEPAGE
Andrea Arcangelie2cda322011-01-13 15:46:40 -080036extern int pmdp_set_access_flags(struct vm_area_struct *vma,
37 unsigned long address, pmd_t *pmdp,
38 pmd_t entry, int dirty);
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -080039extern int pudp_set_access_flags(struct vm_area_struct *vma,
40 unsigned long address, pud_t *pudp,
41 pud_t entry, int dirty);
Vineet Guptabd5e88a2015-07-09 17:22:44 +053042#else
43static inline int pmdp_set_access_flags(struct vm_area_struct *vma,
44 unsigned long address, pmd_t *pmdp,
45 pmd_t entry, int dirty)
46{
47 BUILD_BUG();
48 return 0;
49}
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -080050static inline int pudp_set_access_flags(struct vm_area_struct *vma,
51 unsigned long address, pud_t *pudp,
52 pud_t entry, int dirty)
53{
54 BUILD_BUG();
55 return 0;
56}
Vineet Guptabd5e88a2015-07-09 17:22:44 +053057#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
Linus Torvalds1da177e2005-04-16 15:20:36 -070058#endif
59
60#ifndef __HAVE_ARCH_PTEP_TEST_AND_CLEAR_YOUNG
Andrea Arcangelie2cda322011-01-13 15:46:40 -080061static inline int ptep_test_and_clear_young(struct vm_area_struct *vma,
62 unsigned long address,
63 pte_t *ptep)
64{
65 pte_t pte = *ptep;
66 int r = 1;
67 if (!pte_young(pte))
68 r = 0;
69 else
70 set_pte_at(vma->vm_mm, address, ptep, pte_mkold(pte));
71 return r;
72}
73#endif
74
75#ifndef __HAVE_ARCH_PMDP_TEST_AND_CLEAR_YOUNG
76#ifdef CONFIG_TRANSPARENT_HUGEPAGE
77static inline int pmdp_test_and_clear_young(struct vm_area_struct *vma,
78 unsigned long address,
79 pmd_t *pmdp)
80{
81 pmd_t pmd = *pmdp;
82 int r = 1;
83 if (!pmd_young(pmd))
84 r = 0;
85 else
86 set_pmd_at(vma->vm_mm, address, pmdp, pmd_mkold(pmd));
87 return r;
88}
Vineet Guptabd5e88a2015-07-09 17:22:44 +053089#else
Andrea Arcangelie2cda322011-01-13 15:46:40 -080090static inline int pmdp_test_and_clear_young(struct vm_area_struct *vma,
91 unsigned long address,
92 pmd_t *pmdp)
93{
Vineet Guptabd5e88a2015-07-09 17:22:44 +053094 BUILD_BUG();
Andrea Arcangelie2cda322011-01-13 15:46:40 -080095 return 0;
96}
97#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
Linus Torvalds1da177e2005-04-16 15:20:36 -070098#endif
99
100#ifndef __HAVE_ARCH_PTEP_CLEAR_YOUNG_FLUSH
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800101int ptep_clear_flush_young(struct vm_area_struct *vma,
102 unsigned long address, pte_t *ptep);
103#endif
104
105#ifndef __HAVE_ARCH_PMDP_CLEAR_YOUNG_FLUSH
Vineet Guptabd5e88a2015-07-09 17:22:44 +0530106#ifdef CONFIG_TRANSPARENT_HUGEPAGE
107extern int pmdp_clear_flush_young(struct vm_area_struct *vma,
108 unsigned long address, pmd_t *pmdp);
109#else
110/*
111 * Despite relevant to THP only, this API is called from generic rmap code
112 * under PageTransHuge(), hence needs a dummy implementation for !THP
113 */
114static inline int pmdp_clear_flush_young(struct vm_area_struct *vma,
115 unsigned long address, pmd_t *pmdp)
116{
117 BUILD_BUG();
118 return 0;
119}
120#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700121#endif
122
Linus Torvalds1da177e2005-04-16 15:20:36 -0700123#ifndef __HAVE_ARCH_PTEP_GET_AND_CLEAR
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800124static inline pte_t ptep_get_and_clear(struct mm_struct *mm,
125 unsigned long address,
126 pte_t *ptep)
127{
128 pte_t pte = *ptep;
129 pte_clear(mm, address, ptep);
130 return pte;
131}
132#endif
133
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800134#ifdef CONFIG_TRANSPARENT_HUGEPAGE
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800135#ifndef __HAVE_ARCH_PMDP_HUGE_GET_AND_CLEAR
Aneesh Kumar K.V8809aa22015-06-24 16:57:44 -0700136static inline pmd_t pmdp_huge_get_and_clear(struct mm_struct *mm,
137 unsigned long address,
138 pmd_t *pmdp)
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800139{
140 pmd_t pmd = *pmdp;
Catalin Marinas2d28a222012-10-08 16:32:59 -0700141 pmd_clear(pmdp);
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800142 return pmd;
Nicolas Kaiser49b24d62011-06-15 15:08:34 -0700143}
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800144#endif /* __HAVE_ARCH_PMDP_HUGE_GET_AND_CLEAR */
145#ifndef __HAVE_ARCH_PUDP_HUGE_GET_AND_CLEAR
146static inline pud_t pudp_huge_get_and_clear(struct mm_struct *mm,
147 unsigned long address,
148 pud_t *pudp)
149{
150 pud_t pud = *pudp;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700151
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800152 pud_clear(pudp);
153 return pud;
154}
155#endif /* __HAVE_ARCH_PUDP_HUGE_GET_AND_CLEAR */
156#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
157
Martin Schwidefskyfcbe08d62014-10-24 10:52:29 +0200158#ifdef CONFIG_TRANSPARENT_HUGEPAGE
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800159#ifndef __HAVE_ARCH_PMDP_HUGE_GET_AND_CLEAR_FULL
Aneesh Kumar K.V8809aa22015-06-24 16:57:44 -0700160static inline pmd_t pmdp_huge_get_and_clear_full(struct mm_struct *mm,
Martin Schwidefskyfcbe08d62014-10-24 10:52:29 +0200161 unsigned long address, pmd_t *pmdp,
162 int full)
163{
Aneesh Kumar K.V8809aa22015-06-24 16:57:44 -0700164 return pmdp_huge_get_and_clear(mm, address, pmdp);
Martin Schwidefskyfcbe08d62014-10-24 10:52:29 +0200165}
Martin Schwidefskyfcbe08d62014-10-24 10:52:29 +0200166#endif
167
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800168#ifndef __HAVE_ARCH_PUDP_HUGE_GET_AND_CLEAR_FULL
169static inline pud_t pudp_huge_get_and_clear_full(struct mm_struct *mm,
170 unsigned long address, pud_t *pudp,
171 int full)
172{
173 return pudp_huge_get_and_clear(mm, address, pudp);
174}
175#endif
176#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
177
Zachary Amsdena6003882005-09-03 15:55:04 -0700178#ifndef __HAVE_ARCH_PTEP_GET_AND_CLEAR_FULL
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800179static inline pte_t ptep_get_and_clear_full(struct mm_struct *mm,
180 unsigned long address, pte_t *ptep,
181 int full)
182{
183 pte_t pte;
184 pte = ptep_get_and_clear(mm, address, ptep);
185 return pte;
186}
Zachary Amsdena6003882005-09-03 15:55:04 -0700187#endif
188
Zachary Amsden9888a1c2006-09-30 23:29:31 -0700189/*
190 * Some architectures may be able to avoid expensive synchronization
191 * primitives when modifications are made to PTE's which are already
192 * not present, or in the process of an address space destruction.
193 */
194#ifndef __HAVE_ARCH_PTE_CLEAR_NOT_PRESENT_FULL
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800195static inline void pte_clear_not_present_full(struct mm_struct *mm,
196 unsigned long address,
197 pte_t *ptep,
198 int full)
199{
200 pte_clear(mm, address, ptep);
201}
Zachary Amsdena6003882005-09-03 15:55:04 -0700202#endif
203
Linus Torvalds1da177e2005-04-16 15:20:36 -0700204#ifndef __HAVE_ARCH_PTEP_CLEAR_FLUSH
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800205extern pte_t ptep_clear_flush(struct vm_area_struct *vma,
206 unsigned long address,
207 pte_t *ptep);
208#endif
209
Aneesh Kumar K.V8809aa22015-06-24 16:57:44 -0700210#ifndef __HAVE_ARCH_PMDP_HUGE_CLEAR_FLUSH
211extern pmd_t pmdp_huge_clear_flush(struct vm_area_struct *vma,
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800212 unsigned long address,
213 pmd_t *pmdp);
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800214extern pud_t pudp_huge_clear_flush(struct vm_area_struct *vma,
215 unsigned long address,
216 pud_t *pudp);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700217#endif
218
219#ifndef __HAVE_ARCH_PTEP_SET_WRPROTECT
Tim Schmielau8c65b4a2005-11-07 00:59:43 -0800220struct mm_struct;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700221static inline void ptep_set_wrprotect(struct mm_struct *mm, unsigned long address, pte_t *ptep)
222{
223 pte_t old_pte = *ptep;
224 set_pte_at(mm, address, ptep, pte_wrprotect(old_pte));
225}
226#endif
227
Aneesh Kumar K.V288bc542017-02-24 14:59:16 -0800228#ifndef pte_savedwrite
229#define pte_savedwrite pte_write
230#endif
231
232#ifndef pte_mk_savedwrite
233#define pte_mk_savedwrite pte_mkwrite
234#endif
235
Aneesh Kumar K.V595cd8f2017-02-24 14:59:19 -0800236#ifndef pte_clear_savedwrite
237#define pte_clear_savedwrite pte_wrprotect
238#endif
239
Aneesh Kumar K.V288bc542017-02-24 14:59:16 -0800240#ifndef pmd_savedwrite
241#define pmd_savedwrite pmd_write
242#endif
243
244#ifndef pmd_mk_savedwrite
245#define pmd_mk_savedwrite pmd_mkwrite
246#endif
247
Aneesh Kumar K.V595cd8f2017-02-24 14:59:19 -0800248#ifndef pmd_clear_savedwrite
249#define pmd_clear_savedwrite pmd_wrprotect
250#endif
251
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800252#ifndef __HAVE_ARCH_PMDP_SET_WRPROTECT
253#ifdef CONFIG_TRANSPARENT_HUGEPAGE
254static inline void pmdp_set_wrprotect(struct mm_struct *mm,
255 unsigned long address, pmd_t *pmdp)
256{
257 pmd_t old_pmd = *pmdp;
258 set_pmd_at(mm, address, pmdp, pmd_wrprotect(old_pmd));
259}
Vineet Guptabd5e88a2015-07-09 17:22:44 +0530260#else
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800261static inline void pmdp_set_wrprotect(struct mm_struct *mm,
262 unsigned long address, pmd_t *pmdp)
263{
Vineet Guptabd5e88a2015-07-09 17:22:44 +0530264 BUILD_BUG();
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800265}
266#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
267#endif
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800268#ifndef __HAVE_ARCH_PUDP_SET_WRPROTECT
269#ifdef CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD
270static inline void pudp_set_wrprotect(struct mm_struct *mm,
271 unsigned long address, pud_t *pudp)
272{
273 pud_t old_pud = *pudp;
274
275 set_pud_at(mm, address, pudp, pud_wrprotect(old_pud));
276}
277#else
278static inline void pudp_set_wrprotect(struct mm_struct *mm,
279 unsigned long address, pud_t *pudp)
280{
281 BUILD_BUG();
282}
283#endif /* CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD */
284#endif
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800285
Aneesh Kumar K.V15a25b22015-06-24 16:57:39 -0700286#ifndef pmdp_collapse_flush
287#ifdef CONFIG_TRANSPARENT_HUGEPAGE
Aneesh Kumar K.Vf28b6ff2015-06-24 16:57:42 -0700288extern pmd_t pmdp_collapse_flush(struct vm_area_struct *vma,
289 unsigned long address, pmd_t *pmdp);
Aneesh Kumar K.V15a25b22015-06-24 16:57:39 -0700290#else
291static inline pmd_t pmdp_collapse_flush(struct vm_area_struct *vma,
292 unsigned long address,
293 pmd_t *pmdp)
294{
295 BUILD_BUG();
296 return *pmdp;
297}
298#define pmdp_collapse_flush pmdp_collapse_flush
299#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
300#endif
301
Gerald Schaefere3ebcf642012-10-08 16:30:07 -0700302#ifndef __HAVE_ARCH_PGTABLE_DEPOSIT
Aneesh Kumar K.V6b0b50b2013-06-05 17:14:02 -0700303extern void pgtable_trans_huge_deposit(struct mm_struct *mm, pmd_t *pmdp,
304 pgtable_t pgtable);
Gerald Schaefere3ebcf642012-10-08 16:30:07 -0700305#endif
306
307#ifndef __HAVE_ARCH_PGTABLE_WITHDRAW
Aneesh Kumar K.V6b0b50b2013-06-05 17:14:02 -0700308extern pgtable_t pgtable_trans_huge_withdraw(struct mm_struct *mm, pmd_t *pmdp);
Gerald Schaefere3ebcf642012-10-08 16:30:07 -0700309#endif
310
Gerald Schaefer46dcde72012-10-08 16:30:09 -0700311#ifndef __HAVE_ARCH_PMDP_INVALIDATE
312extern void pmdp_invalidate(struct vm_area_struct *vma, unsigned long address,
313 pmd_t *pmdp);
314#endif
315
Aneesh Kumar K.Vc777e2a2016-02-09 06:50:31 +0530316#ifndef __HAVE_ARCH_PMDP_HUGE_SPLIT_PREPARE
317static inline void pmdp_huge_split_prepare(struct vm_area_struct *vma,
318 unsigned long address, pmd_t *pmdp)
319{
320
321}
322#endif
323
Linus Torvalds1da177e2005-04-16 15:20:36 -0700324#ifndef __HAVE_ARCH_PTE_SAME
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800325static inline int pte_same(pte_t pte_a, pte_t pte_b)
326{
327 return pte_val(pte_a) == pte_val(pte_b);
328}
329#endif
330
Konstantin Weitz45961722013-04-17 13:59:32 +0200331#ifndef __HAVE_ARCH_PTE_UNUSED
332/*
333 * Some architectures provide facilities to virtualization guests
334 * so that they can flag allocated pages as unused. This allows the
335 * host to transparently reclaim unused pages. This function returns
336 * whether the pte's page is unused.
337 */
338static inline int pte_unused(pte_t pte)
339{
340 return 0;
341}
342#endif
343
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800344#ifndef __HAVE_ARCH_PMD_SAME
345#ifdef CONFIG_TRANSPARENT_HUGEPAGE
346static inline int pmd_same(pmd_t pmd_a, pmd_t pmd_b)
347{
348 return pmd_val(pmd_a) == pmd_val(pmd_b);
349}
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800350
351static inline int pud_same(pud_t pud_a, pud_t pud_b)
352{
353 return pud_val(pud_a) == pud_val(pud_b);
354}
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800355#else /* CONFIG_TRANSPARENT_HUGEPAGE */
356static inline int pmd_same(pmd_t pmd_a, pmd_t pmd_b)
357{
Vineet Guptabd5e88a2015-07-09 17:22:44 +0530358 BUILD_BUG();
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800359 return 0;
360}
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800361
362static inline int pud_same(pud_t pud_a, pud_t pud_b)
363{
364 BUILD_BUG();
365 return 0;
366}
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800367#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700368#endif
369
Linus Torvalds1da177e2005-04-16 15:20:36 -0700370#ifndef __HAVE_ARCH_PGD_OFFSET_GATE
371#define pgd_offset_gate(mm, addr) pgd_offset(mm, addr)
372#endif
373
David S. Miller0b0968a2006-06-01 17:47:25 -0700374#ifndef __HAVE_ARCH_MOVE_PTE
Nick Piggin8b1f3122005-09-27 21:45:18 -0700375#define move_pte(pte, prot, old_addr, new_addr) (pte)
Nick Piggin8b1f3122005-09-27 21:45:18 -0700376#endif
377
Rik van Riel2c3cf552012-10-09 15:31:12 +0200378#ifndef pte_accessible
Rik van Riel20841402013-12-18 17:08:44 -0800379# define pte_accessible(mm, pte) ((void)(pte), 1)
Rik van Riel2c3cf552012-10-09 15:31:12 +0200380#endif
381
Shaohua Li61c77322010-08-16 09:16:55 +0800382#ifndef flush_tlb_fix_spurious_fault
383#define flush_tlb_fix_spurious_fault(vma, address) flush_tlb_page(vma, address)
384#endif
385
Paul Mundt0634a632009-06-23 13:51:19 +0200386#ifndef pgprot_noncached
387#define pgprot_noncached(prot) (prot)
388#endif
389
venkatesh.pallipadi@intel.com2520bd32008-12-18 11:41:32 -0800390#ifndef pgprot_writecombine
391#define pgprot_writecombine pgprot_noncached
392#endif
393
Toshi Kanid1b4bfb2015-06-04 18:55:18 +0200394#ifndef pgprot_writethrough
395#define pgprot_writethrough pgprot_noncached
396#endif
397
Liviu Dudau8b921ac2014-09-29 15:29:30 +0100398#ifndef pgprot_device
399#define pgprot_device pgprot_noncached
400#endif
401
Peter Feiner64e455072014-10-13 15:55:46 -0700402#ifndef pgprot_modify
403#define pgprot_modify pgprot_modify
404static inline pgprot_t pgprot_modify(pgprot_t oldprot, pgprot_t newprot)
405{
406 if (pgprot_val(oldprot) == pgprot_val(pgprot_noncached(oldprot)))
407 newprot = pgprot_noncached(newprot);
408 if (pgprot_val(oldprot) == pgprot_val(pgprot_writecombine(oldprot)))
409 newprot = pgprot_writecombine(newprot);
410 if (pgprot_val(oldprot) == pgprot_val(pgprot_device(oldprot)))
411 newprot = pgprot_device(newprot);
412 return newprot;
413}
414#endif
415
Linus Torvalds1da177e2005-04-16 15:20:36 -0700416/*
Hugh Dickins8f6c99c2005-04-19 13:29:17 -0700417 * When walking page tables, get the address of the next boundary,
418 * or the end address of the range if that comes earlier. Although no
419 * vma end wraps to 0, rounded up __boundary may wrap to 0 throughout.
Linus Torvalds1da177e2005-04-16 15:20:36 -0700420 */
421
Linus Torvalds1da177e2005-04-16 15:20:36 -0700422#define pgd_addr_end(addr, end) \
423({ unsigned long __boundary = ((addr) + PGDIR_SIZE) & PGDIR_MASK; \
424 (__boundary - 1 < (end) - 1)? __boundary: (end); \
425})
Linus Torvalds1da177e2005-04-16 15:20:36 -0700426
427#ifndef pud_addr_end
428#define pud_addr_end(addr, end) \
429({ unsigned long __boundary = ((addr) + PUD_SIZE) & PUD_MASK; \
430 (__boundary - 1 < (end) - 1)? __boundary: (end); \
431})
432#endif
433
434#ifndef pmd_addr_end
435#define pmd_addr_end(addr, end) \
436({ unsigned long __boundary = ((addr) + PMD_SIZE) & PMD_MASK; \
437 (__boundary - 1 < (end) - 1)? __boundary: (end); \
438})
439#endif
440
Linus Torvalds1da177e2005-04-16 15:20:36 -0700441/*
442 * When walking page tables, we usually want to skip any p?d_none entries;
443 * and any p?d_bad entries - reporting the error before resetting to none.
444 * Do the tests inline, but report and clear the bad entry in mm/memory.c.
445 */
446void pgd_clear_bad(pgd_t *);
447void pud_clear_bad(pud_t *);
448void pmd_clear_bad(pmd_t *);
449
450static inline int pgd_none_or_clear_bad(pgd_t *pgd)
451{
452 if (pgd_none(*pgd))
453 return 1;
454 if (unlikely(pgd_bad(*pgd))) {
455 pgd_clear_bad(pgd);
456 return 1;
457 }
458 return 0;
459}
460
461static inline int pud_none_or_clear_bad(pud_t *pud)
462{
463 if (pud_none(*pud))
464 return 1;
465 if (unlikely(pud_bad(*pud))) {
466 pud_clear_bad(pud);
467 return 1;
468 }
469 return 0;
470}
471
472static inline int pmd_none_or_clear_bad(pmd_t *pmd)
473{
474 if (pmd_none(*pmd))
475 return 1;
476 if (unlikely(pmd_bad(*pmd))) {
477 pmd_clear_bad(pmd);
478 return 1;
479 }
480 return 0;
481}
Greg Ungerer95352392007-08-10 13:01:20 -0700482
Jeremy Fitzhardinge1ea07042008-06-16 04:30:00 -0700483static inline pte_t __ptep_modify_prot_start(struct mm_struct *mm,
484 unsigned long addr,
485 pte_t *ptep)
486{
487 /*
488 * Get the current pte state, but zero it out to make it
489 * non-present, preventing the hardware from asynchronously
490 * updating it.
491 */
492 return ptep_get_and_clear(mm, addr, ptep);
493}
494
495static inline void __ptep_modify_prot_commit(struct mm_struct *mm,
496 unsigned long addr,
497 pte_t *ptep, pte_t pte)
498{
499 /*
500 * The pte is non-present, so there's no hardware state to
501 * preserve.
502 */
503 set_pte_at(mm, addr, ptep, pte);
504}
505
506#ifndef __HAVE_ARCH_PTEP_MODIFY_PROT_TRANSACTION
507/*
508 * Start a pte protection read-modify-write transaction, which
509 * protects against asynchronous hardware modifications to the pte.
510 * The intention is not to prevent the hardware from making pte
511 * updates, but to prevent any updates it may make from being lost.
512 *
513 * This does not protect against other software modifications of the
514 * pte; the appropriate pte lock must be held over the transation.
515 *
516 * Note that this interface is intended to be batchable, meaning that
517 * ptep_modify_prot_commit may not actually update the pte, but merely
518 * queue the update to be done at some later time. The update must be
519 * actually committed before the pte lock is released, however.
520 */
521static inline pte_t ptep_modify_prot_start(struct mm_struct *mm,
522 unsigned long addr,
523 pte_t *ptep)
524{
525 return __ptep_modify_prot_start(mm, addr, ptep);
526}
527
528/*
529 * Commit an update to a pte, leaving any hardware-controlled bits in
530 * the PTE unmodified.
531 */
532static inline void ptep_modify_prot_commit(struct mm_struct *mm,
533 unsigned long addr,
534 pte_t *ptep, pte_t pte)
535{
536 __ptep_modify_prot_commit(mm, addr, ptep, pte);
537}
538#endif /* __HAVE_ARCH_PTEP_MODIFY_PROT_TRANSACTION */
Sebastian Siewiorfe1a6872008-07-15 22:28:46 +0200539#endif /* CONFIG_MMU */
Jeremy Fitzhardinge1ea07042008-06-16 04:30:00 -0700540
Greg Ungerer95352392007-08-10 13:01:20 -0700541/*
542 * A facility to provide lazy MMU batching. This allows PTE updates and
543 * page invalidations to be delayed until a call to leave lazy MMU mode
544 * is issued. Some architectures may benefit from doing this, and it is
545 * beneficial for both shadow and direct mode hypervisors, which may batch
546 * the PTE updates which happen during this window. Note that using this
547 * interface requires that read hazards be removed from the code. A read
548 * hazard could result in the direct mode hypervisor case, since the actual
549 * write to the page tables may not yet have taken place, so reads though
550 * a raw PTE pointer after it has been modified are not guaranteed to be
551 * up to date. This mode can only be entered and left under the protection of
552 * the page table locks for all page tables which may be modified. In the UP
553 * case, this is required so that preemption is disabled, and in the SMP case,
554 * it must synchronize the delayed page table writes properly on other CPUs.
555 */
556#ifndef __HAVE_ARCH_ENTER_LAZY_MMU_MODE
557#define arch_enter_lazy_mmu_mode() do {} while (0)
558#define arch_leave_lazy_mmu_mode() do {} while (0)
559#define arch_flush_lazy_mmu_mode() do {} while (0)
560#endif
561
562/*
Jeremy Fitzhardinge7fd7d832009-02-17 23:24:03 -0800563 * A facility to provide batching of the reload of page tables and
564 * other process state with the actual context switch code for
565 * paravirtualized guests. By convention, only one of the batched
566 * update (lazy) modes (CPU, MMU) should be active at any given time,
567 * entry should never be nested, and entry and exits should always be
568 * paired. This is for sanity of maintaining and reasoning about the
569 * kernel code. In this case, the exit (end of the context switch) is
570 * in architecture-specific code, and so doesn't need a generic
571 * definition.
Greg Ungerer95352392007-08-10 13:01:20 -0700572 */
Jeremy Fitzhardinge7fd7d832009-02-17 23:24:03 -0800573#ifndef __HAVE_ARCH_START_CONTEXT_SWITCH
Jeremy Fitzhardinge224101e2009-02-18 11:18:57 -0800574#define arch_start_context_switch(prev) do {} while (0)
Greg Ungerer95352392007-08-10 13:01:20 -0700575#endif
576
Pavel Emelyanov0f8975e2013-07-03 15:01:20 -0700577#ifndef CONFIG_HAVE_ARCH_SOFT_DIRTY
578static inline int pte_soft_dirty(pte_t pte)
579{
580 return 0;
581}
582
583static inline int pmd_soft_dirty(pmd_t pmd)
584{
585 return 0;
586}
587
588static inline pte_t pte_mksoft_dirty(pte_t pte)
589{
590 return pte;
591}
592
593static inline pmd_t pmd_mksoft_dirty(pmd_t pmd)
594{
595 return pmd;
596}
Cyrill Gorcunov179ef712013-08-13 16:00:49 -0700597
Martin Schwidefskya7b76172015-04-22 14:20:47 +0200598static inline pte_t pte_clear_soft_dirty(pte_t pte)
599{
600 return pte;
601}
602
603static inline pmd_t pmd_clear_soft_dirty(pmd_t pmd)
604{
605 return pmd;
606}
607
Cyrill Gorcunov179ef712013-08-13 16:00:49 -0700608static inline pte_t pte_swp_mksoft_dirty(pte_t pte)
609{
610 return pte;
611}
612
613static inline int pte_swp_soft_dirty(pte_t pte)
614{
615 return 0;
616}
617
618static inline pte_t pte_swp_clear_soft_dirty(pte_t pte)
619{
620 return pte;
621}
Pavel Emelyanov0f8975e2013-07-03 15:01:20 -0700622#endif
623
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800624#ifndef __HAVE_PFNMAP_TRACKING
625/*
Suresh Siddha5180da42012-10-08 16:28:29 -0700626 * Interfaces that can be used by architecture code to keep track of
627 * memory type of pfn mappings specified by the remap_pfn_range,
628 * vm_insert_pfn.
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800629 */
Suresh Siddha5180da42012-10-08 16:28:29 -0700630
631/*
632 * track_pfn_remap is called when a _new_ pfn mapping is being established
633 * by remap_pfn_range() for physical range indicated by pfn and size.
634 */
635static inline int track_pfn_remap(struct vm_area_struct *vma, pgprot_t *prot,
Konstantin Khlebnikovb3b9c292012-10-08 16:28:34 -0700636 unsigned long pfn, unsigned long addr,
637 unsigned long size)
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800638{
639 return 0;
640}
641
642/*
Suresh Siddha5180da42012-10-08 16:28:29 -0700643 * track_pfn_insert is called when a _new_ single pfn is established
644 * by vm_insert_pfn().
645 */
Borislav Petkov308a0472016-10-26 19:43:43 +0200646static inline void track_pfn_insert(struct vm_area_struct *vma, pgprot_t *prot,
647 pfn_t pfn)
Suresh Siddha5180da42012-10-08 16:28:29 -0700648{
Suresh Siddha5180da42012-10-08 16:28:29 -0700649}
650
651/*
652 * track_pfn_copy is called when vma that is covering the pfnmap gets
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800653 * copied through copy_page_range().
654 */
Suresh Siddha5180da42012-10-08 16:28:29 -0700655static inline int track_pfn_copy(struct vm_area_struct *vma)
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800656{
657 return 0;
658}
659
660/*
Toshi Kanid9fe4fa2015-12-22 17:54:23 -0700661 * untrack_pfn is called while unmapping a pfnmap for a region.
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800662 * untrack can be called for a specific region indicated by pfn and size or
Suresh Siddha5180da42012-10-08 16:28:29 -0700663 * can be for the entire vma (in which case pfn, size are zero).
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800664 */
Suresh Siddha5180da42012-10-08 16:28:29 -0700665static inline void untrack_pfn(struct vm_area_struct *vma,
666 unsigned long pfn, unsigned long size)
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800667{
668}
Toshi Kanid9fe4fa2015-12-22 17:54:23 -0700669
670/*
671 * untrack_pfn_moved is called while mremapping a pfnmap for a new region.
672 */
673static inline void untrack_pfn_moved(struct vm_area_struct *vma)
674{
675}
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800676#else
Suresh Siddha5180da42012-10-08 16:28:29 -0700677extern int track_pfn_remap(struct vm_area_struct *vma, pgprot_t *prot,
Konstantin Khlebnikovb3b9c292012-10-08 16:28:34 -0700678 unsigned long pfn, unsigned long addr,
679 unsigned long size);
Borislav Petkov308a0472016-10-26 19:43:43 +0200680extern void track_pfn_insert(struct vm_area_struct *vma, pgprot_t *prot,
681 pfn_t pfn);
Suresh Siddha5180da42012-10-08 16:28:29 -0700682extern int track_pfn_copy(struct vm_area_struct *vma);
683extern void untrack_pfn(struct vm_area_struct *vma, unsigned long pfn,
684 unsigned long size);
Toshi Kanid9fe4fa2015-12-22 17:54:23 -0700685extern void untrack_pfn_moved(struct vm_area_struct *vma);
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800686#endif
687
Kirill A. Shutemov816422a2012-12-12 13:52:36 -0800688#ifdef __HAVE_COLOR_ZERO_PAGE
689static inline int is_zero_pfn(unsigned long pfn)
690{
691 extern unsigned long zero_pfn;
692 unsigned long offset_from_zero_pfn = pfn - zero_pfn;
693 return offset_from_zero_pfn <= (zero_page_mask >> PAGE_SHIFT);
694}
695
Kirill A. Shutemov2f91ec82012-12-26 03:19:55 +0300696#define my_zero_pfn(addr) page_to_pfn(ZERO_PAGE(addr))
697
Kirill A. Shutemov816422a2012-12-12 13:52:36 -0800698#else
699static inline int is_zero_pfn(unsigned long pfn)
700{
701 extern unsigned long zero_pfn;
702 return pfn == zero_pfn;
703}
704
705static inline unsigned long my_zero_pfn(unsigned long addr)
706{
707 extern unsigned long zero_pfn;
708 return zero_pfn;
709}
710#endif
711
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700712#ifdef CONFIG_MMU
713
Andrea Arcangeli5f6e8da2011-01-13 15:46:40 -0800714#ifndef CONFIG_TRANSPARENT_HUGEPAGE
715static inline int pmd_trans_huge(pmd_t pmd)
716{
717 return 0;
718}
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800719#ifndef __HAVE_ARCH_PMD_WRITE
720static inline int pmd_write(pmd_t pmd)
721{
722 BUG();
723 return 0;
724}
725#endif /* __HAVE_ARCH_PMD_WRITE */
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700726#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
727
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800728#if !defined(CONFIG_TRANSPARENT_HUGEPAGE) || \
729 (defined(CONFIG_TRANSPARENT_HUGEPAGE) && \
730 !defined(CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD))
731static inline int pud_trans_huge(pud_t pud)
732{
733 return 0;
734}
735#endif
736
Andrea Arcangeli26c19172012-05-29 15:06:49 -0700737#ifndef pmd_read_atomic
738static inline pmd_t pmd_read_atomic(pmd_t *pmdp)
739{
740 /*
741 * Depend on compiler for an atomic pmd read. NOTE: this is
742 * only going to work, if the pmdval_t isn't larger than
743 * an unsigned long.
744 */
745 return *pmdp;
746}
747#endif
748
Aneesh Kumar K.V953c66c2016-12-12 16:44:32 -0800749#ifndef arch_needs_pgtable_deposit
750#define arch_needs_pgtable_deposit() (false)
751#endif
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700752/*
753 * This function is meant to be used by sites walking pagetables with
754 * the mmap_sem hold in read mode to protect against MADV_DONTNEED and
755 * transhuge page faults. MADV_DONTNEED can convert a transhuge pmd
756 * into a null pmd and the transhuge page fault can convert a null pmd
757 * into an hugepmd or into a regular pmd (if the hugepage allocation
758 * fails). While holding the mmap_sem in read mode the pmd becomes
759 * stable and stops changing under us only if it's not null and not a
760 * transhuge pmd. When those races occurs and this function makes a
761 * difference vs the standard pmd_none_or_clear_bad, the result is
762 * undefined so behaving like if the pmd was none is safe (because it
763 * can return none anyway). The compiler level barrier() is critically
764 * important to compute the two checks atomically on the same pmdval.
Andrea Arcangeli26c19172012-05-29 15:06:49 -0700765 *
766 * For 32bit kernels with a 64bit large pmd_t this automatically takes
767 * care of reading the pmd atomically to avoid SMP race conditions
768 * against pmd_populate() when the mmap_sem is hold for reading by the
769 * caller (a special atomic read not done by "gcc" as in the generic
770 * version above, is also needed when THP is disabled because the page
771 * fault can populate the pmd from under us).
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700772 */
773static inline int pmd_none_or_trans_huge_or_clear_bad(pmd_t *pmd)
774{
Andrea Arcangeli26c19172012-05-29 15:06:49 -0700775 pmd_t pmdval = pmd_read_atomic(pmd);
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700776 /*
777 * The barrier will stabilize the pmdval in a register or on
778 * the stack so that it will stop changing under the code.
Andrea Arcangelie4eed032012-06-20 12:52:57 -0700779 *
780 * When CONFIG_TRANSPARENT_HUGEPAGE=y on x86 32bit PAE,
781 * pmd_read_atomic is allowed to return a not atomic pmdval
782 * (for example pointing to an hugepage that has never been
783 * mapped in the pmd). The below checks will only care about
784 * the low part of the pmd with 32bit PAE x86 anyway, with the
785 * exception of pmd_none(). So the important thing is that if
786 * the low part of the pmd is found null, the high part will
787 * be also null or the pmd_none() check below would be
788 * confused.
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700789 */
790#ifdef CONFIG_TRANSPARENT_HUGEPAGE
791 barrier();
Andrea Arcangeli5f6e8da2011-01-13 15:46:40 -0800792#endif
Kirill A. Shutemovee536642013-12-20 15:10:03 +0200793 if (pmd_none(pmdval) || pmd_trans_huge(pmdval))
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700794 return 1;
795 if (unlikely(pmd_bad(pmdval))) {
Kirill A. Shutemovee536642013-12-20 15:10:03 +0200796 pmd_clear_bad(pmd);
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700797 return 1;
798 }
799 return 0;
800}
801
802/*
803 * This is a noop if Transparent Hugepage Support is not built into
804 * the kernel. Otherwise it is equivalent to
805 * pmd_none_or_trans_huge_or_clear_bad(), and shall only be called in
806 * places that already verified the pmd is not none and they want to
807 * walk ptes while holding the mmap sem in read mode (write mode don't
808 * need this). If THP is not enabled, the pmd can't go away under the
809 * code even if MADV_DONTNEED runs, but if THP is enabled we need to
810 * run a pmd_trans_unstable before walking the ptes after
811 * split_huge_page_pmd returns (because it may have run when the pmd
812 * become null, but then a page fault can map in a THP and not a
813 * regular page).
814 */
815static inline int pmd_trans_unstable(pmd_t *pmd)
816{
817#ifdef CONFIG_TRANSPARENT_HUGEPAGE
818 return pmd_none_or_trans_huge_or_clear_bad(pmd);
819#else
820 return 0;
821#endif
822}
823
Mel Gormane7bb4b6d2015-02-12 14:58:19 -0800824#ifndef CONFIG_NUMA_BALANCING
825/*
826 * Technically a PTE can be PROTNONE even when not doing NUMA balancing but
827 * the only case the kernel cares is for NUMA balancing and is only ever set
828 * when the VMA is accessible. For PROT_NONE VMAs, the PTEs are not marked
829 * _PAGE_PROTNONE so by by default, implement the helper as "always no". It
830 * is the responsibility of the caller to distinguish between PROT_NONE
831 * protections and NUMA hinting fault protections.
832 */
833static inline int pte_protnone(pte_t pte)
834{
835 return 0;
836}
837
838static inline int pmd_protnone(pmd_t pmd)
839{
840 return 0;
841}
842#endif /* CONFIG_NUMA_BALANCING */
843
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700844#endif /* CONFIG_MMU */
Andrea Arcangeli5f6e8da2011-01-13 15:46:40 -0800845
Toshi Kanie61ce6a2015-04-14 15:47:23 -0700846#ifdef CONFIG_HAVE_ARCH_HUGE_VMAP
847int pud_set_huge(pud_t *pud, phys_addr_t addr, pgprot_t prot);
848int pmd_set_huge(pmd_t *pmd, phys_addr_t addr, pgprot_t prot);
Toshi Kanib9820d82015-04-14 15:47:26 -0700849int pud_clear_huge(pud_t *pud);
850int pmd_clear_huge(pmd_t *pmd);
Toshi Kanie61ce6a2015-04-14 15:47:23 -0700851#else /* !CONFIG_HAVE_ARCH_HUGE_VMAP */
852static inline int pud_set_huge(pud_t *pud, phys_addr_t addr, pgprot_t prot)
853{
854 return 0;
855}
856static inline int pmd_set_huge(pmd_t *pmd, phys_addr_t addr, pgprot_t prot)
857{
858 return 0;
859}
Toshi Kanib9820d82015-04-14 15:47:26 -0700860static inline int pud_clear_huge(pud_t *pud)
861{
862 return 0;
863}
864static inline int pmd_clear_huge(pmd_t *pmd)
865{
866 return 0;
867}
Toshi Kanie61ce6a2015-04-14 15:47:23 -0700868#endif /* CONFIG_HAVE_ARCH_HUGE_VMAP */
869
Aneesh Kumar K.V458aa762016-03-17 14:18:56 -0700870#ifndef __HAVE_ARCH_FLUSH_PMD_TLB_RANGE
871#ifdef CONFIG_TRANSPARENT_HUGEPAGE
872/*
873 * ARCHes with special requirements for evicting THP backing TLB entries can
874 * implement this. Otherwise also, it can help optimize normal TLB flush in
875 * THP regime. stock flush_tlb_range() typically has optimization to nuke the
876 * entire TLB TLB if flush span is greater than a threshold, which will
877 * likely be true for a single huge page. Thus a single thp flush will
878 * invalidate the entire TLB which is not desitable.
879 * e.g. see arch/arc: flush_pmd_tlb_range
880 */
881#define flush_pmd_tlb_range(vma, addr, end) flush_tlb_range(vma, addr, end)
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800882#define flush_pud_tlb_range(vma, addr, end) flush_tlb_range(vma, addr, end)
Aneesh Kumar K.V458aa762016-03-17 14:18:56 -0700883#else
884#define flush_pmd_tlb_range(vma, addr, end) BUILD_BUG()
Matthew Wilcoxa00cc7d2017-02-24 14:57:02 -0800885#define flush_pud_tlb_range(vma, addr, end) BUILD_BUG()
Aneesh Kumar K.V458aa762016-03-17 14:18:56 -0700886#endif
887#endif
888
Baoyou Xie08ea8c02016-10-07 17:00:55 -0700889struct file;
890int phys_mem_access_prot_allowed(struct file *file, unsigned long pfn,
891 unsigned long size, pgprot_t *vma_prot);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700892#endif /* !__ASSEMBLY__ */
893
Al Viro40d158e2013-05-11 12:13:10 -0400894#ifndef io_remap_pfn_range
895#define io_remap_pfn_range remap_pfn_range
896#endif
897
Hugh Dickinsfd8cfd32016-05-19 17:13:00 -0700898#ifndef has_transparent_hugepage
899#ifdef CONFIG_TRANSPARENT_HUGEPAGE
900#define has_transparent_hugepage() 1
901#else
902#define has_transparent_hugepage() 0
903#endif
904#endif
905
Linus Torvalds1da177e2005-04-16 15:20:36 -0700906#endif /* _ASM_GENERIC_PGTABLE_H */