blob: b995333ea22b1315cd3a322e7d840b9a9c653c36 [file] [log] [blame]
Shawn Guo2954ff32012-05-04 21:33:42 +08001/*
2 * Copyright 2012 Freescale Semiconductor, Inc.
3 *
4 * The code contained herein is licensed under the GNU General Public
5 * License. You may obtain a copy of the GNU General Public License
6 * Version 2 or later at the following locations:
7 *
8 * http://www.opensource.org/licenses/gpl-license.html
9 * http://www.gnu.org/copyleft/gpl.html
10 */
11
Lothar Waßmannbc3875f2013-09-19 08:59:48 +020012#include "skeleton.dtsi"
13#include "imx23-pinfunc.h"
Shawn Guo2954ff32012-05-04 21:33:42 +080014
15/ {
16 interrupt-parent = <&icoll>;
17
Shawn Guoce4c6f92012-05-04 14:32:35 +080018 aliases {
19 gpio0 = &gpio0;
20 gpio1 = &gpio1;
21 gpio2 = &gpio2;
Shawn Guoa4508392012-06-28 11:45:00 +080022 serial0 = &auart0;
23 serial1 = &auart1;
Fabio Estevam6bf6eb02013-07-22 17:57:01 -030024 spi0 = &ssp0;
25 spi1 = &ssp1;
Peter Chen1f35cc62013-12-20 15:52:05 +080026 usbphy0 = &usbphy0;
Shawn Guoce4c6f92012-05-04 14:32:35 +080027 };
28
Shawn Guo2954ff32012-05-04 21:33:42 +080029 cpus {
Lorenzo Pieralisi7925e892013-04-18 18:34:06 +010030 #address-cells = <0>;
31 #size-cells = <0>;
32
33 cpu {
34 compatible = "arm,arm926ej-s";
35 device_type = "cpu";
Shawn Guo2954ff32012-05-04 21:33:42 +080036 };
37 };
38
39 apb@80000000 {
40 compatible = "simple-bus";
41 #address-cells = <1>;
42 #size-cells = <1>;
43 reg = <0x80000000 0x80000>;
44 ranges;
45
46 apbh@80000000 {
47 compatible = "simple-bus";
48 #address-cells = <1>;
49 #size-cells = <1>;
50 reg = <0x80000000 0x40000>;
51 ranges;
52
53 icoll: interrupt-controller@80000000 {
Shawn Guo83a84ef2012-08-20 21:34:56 +080054 compatible = "fsl,imx23-icoll", "fsl,icoll";
Shawn Guo2954ff32012-05-04 21:33:42 +080055 interrupt-controller;
56 #interrupt-cells = <1>;
57 reg = <0x80000000 0x2000>;
58 };
59
Shawn Guof30fb032013-02-25 21:56:56 +080060 dma_apbh: dma-apbh@80004000 {
Dong Aisheng84f35702012-05-04 20:12:19 +080061 compatible = "fsl,imx23-dma-apbh";
Fabio Estevam640bf062012-07-30 21:29:18 -030062 reg = <0x80004000 0x2000>;
Shawn Guof30fb032013-02-25 21:56:56 +080063 interrupts = <0 14 20 0
64 13 13 13 13>;
65 interrupt-names = "empty", "ssp0", "ssp1", "empty",
66 "gpmi0", "gpmi1", "gpmi2", "gpmi3";
67 #dma-cells = <1>;
68 dma-channels = <8>;
Shawn Guo53f94432012-08-22 21:36:30 +080069 clocks = <&clks 15>;
Shawn Guo2954ff32012-05-04 21:33:42 +080070 };
71
72 ecc@80008000 {
Fabio Estevam640bf062012-07-30 21:29:18 -030073 reg = <0x80008000 0x2000>;
Shawn Guo2954ff32012-05-04 21:33:42 +080074 status = "disabled";
75 };
76
Marek Vasuta217c462012-06-09 01:21:55 +020077 gpmi-nand@8000c000 {
Huang Shijieb9f25f82012-07-03 12:58:13 +080078 compatible = "fsl,imx23-gpmi-nand";
79 #address-cells = <1>;
80 #size-cells = <1>;
Fabio Estevam640bf062012-07-30 21:29:18 -030081 reg = <0x8000c000 0x2000>, <0x8000a000 0x2000>;
Huang Shijieb9f25f82012-07-03 12:58:13 +080082 reg-names = "gpmi-nand", "bch";
Shawn Guo7f2b9282013-07-16 17:10:55 +080083 interrupts = <56>;
84 interrupt-names = "bch";
Shawn Guo53f94432012-08-22 21:36:30 +080085 clocks = <&clks 34>;
Huang Shijieb6442552012-10-10 18:27:09 +080086 clock-names = "gpmi_io";
Shawn Guof30fb032013-02-25 21:56:56 +080087 dmas = <&dma_apbh 4>;
88 dma-names = "rx-tx";
Shawn Guo2954ff32012-05-04 21:33:42 +080089 status = "disabled";
90 };
91
92 ssp0: ssp@80010000 {
Fabio Estevam640bf062012-07-30 21:29:18 -030093 reg = <0x80010000 0x2000>;
Shawn Guo7f2b9282013-07-16 17:10:55 +080094 interrupts = <15>;
Shawn Guo53f94432012-08-22 21:36:30 +080095 clocks = <&clks 33>;
Shawn Guof30fb032013-02-25 21:56:56 +080096 dmas = <&dma_apbh 1>;
97 dma-names = "rx-tx";
Shawn Guo2954ff32012-05-04 21:33:42 +080098 status = "disabled";
99 };
100
101 etm@80014000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300102 reg = <0x80014000 0x2000>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800103 status = "disabled";
104 };
105
106 pinctrl@80018000 {
107 #address-cells = <1>;
108 #size-cells = <0>;
Shawn Guoce4c6f92012-05-04 14:32:35 +0800109 compatible = "fsl,imx23-pinctrl", "simple-bus";
Fabio Estevam640bf062012-07-30 21:29:18 -0300110 reg = <0x80018000 0x2000>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800111
Shawn Guoce4c6f92012-05-04 14:32:35 +0800112 gpio0: gpio@0 {
113 compatible = "fsl,imx23-gpio", "fsl,mxs-gpio";
114 interrupts = <16>;
115 gpio-controller;
116 #gpio-cells = <2>;
117 interrupt-controller;
118 #interrupt-cells = <2>;
119 };
120
121 gpio1: gpio@1 {
122 compatible = "fsl,imx23-gpio", "fsl,mxs-gpio";
123 interrupts = <17>;
124 gpio-controller;
125 #gpio-cells = <2>;
126 interrupt-controller;
127 #interrupt-cells = <2>;
128 };
129
130 gpio2: gpio@2 {
131 compatible = "fsl,imx23-gpio", "fsl,mxs-gpio";
132 interrupts = <18>;
133 gpio-controller;
134 #gpio-cells = <2>;
135 interrupt-controller;
136 #interrupt-cells = <2>;
137 };
138
Shawn Guo2954ff32012-05-04 21:33:42 +0800139 duart_pins_a: duart@0 {
140 reg = <0>;
Shawn Guof14da762012-06-28 11:44:57 +0800141 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200142 MX23_PAD_PWM0__DUART_RX
143 MX23_PAD_PWM1__DUART_TX
Shawn Guof14da762012-06-28 11:44:57 +0800144 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800145 fsl,drive-strength = <MXS_DRIVE_4mA>;
146 fsl,voltage = <MXS_VOLTAGE_HIGH>;
147 fsl,pull-up = <MXS_PULL_DISABLE>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800148 };
Shawn Guobe1ce302012-05-06 16:29:36 +0800149
Shawn Guoa4508392012-06-28 11:45:00 +0800150 auart0_pins_a: auart0@0 {
151 reg = <0>;
152 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200153 MX23_PAD_AUART1_RX__AUART1_RX
154 MX23_PAD_AUART1_TX__AUART1_TX
155 MX23_PAD_AUART1_CTS__AUART1_CTS
156 MX23_PAD_AUART1_RTS__AUART1_RTS
Shawn Guoa4508392012-06-28 11:45:00 +0800157 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800158 fsl,drive-strength = <MXS_DRIVE_4mA>;
159 fsl,voltage = <MXS_VOLTAGE_HIGH>;
160 fsl,pull-up = <MXS_PULL_DISABLE>;
Shawn Guoa4508392012-06-28 11:45:00 +0800161 };
162
Fabio Estevam98916a22012-07-30 16:33:44 -0300163 auart0_2pins_a: auart0-2pins@0 {
164 reg = <0>;
165 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200166 MX23_PAD_I2C_SCL__AUART1_TX
167 MX23_PAD_I2C_SDA__AUART1_RX
Fabio Estevam98916a22012-07-30 16:33:44 -0300168 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800169 fsl,drive-strength = <MXS_DRIVE_4mA>;
170 fsl,voltage = <MXS_VOLTAGE_HIGH>;
171 fsl,pull-up = <MXS_PULL_DISABLE>;
Fabio Estevam98916a22012-07-30 16:33:44 -0300172 };
173
Huang Shijieb9f25f82012-07-03 12:58:13 +0800174 gpmi_pins_a: gpmi-nand@0 {
175 reg = <0>;
176 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200177 MX23_PAD_GPMI_D00__GPMI_D00
178 MX23_PAD_GPMI_D01__GPMI_D01
179 MX23_PAD_GPMI_D02__GPMI_D02
180 MX23_PAD_GPMI_D03__GPMI_D03
181 MX23_PAD_GPMI_D04__GPMI_D04
182 MX23_PAD_GPMI_D05__GPMI_D05
183 MX23_PAD_GPMI_D06__GPMI_D06
184 MX23_PAD_GPMI_D07__GPMI_D07
185 MX23_PAD_GPMI_CLE__GPMI_CLE
186 MX23_PAD_GPMI_ALE__GPMI_ALE
187 MX23_PAD_GPMI_RDY0__GPMI_RDY0
188 MX23_PAD_GPMI_RDY1__GPMI_RDY1
189 MX23_PAD_GPMI_WPN__GPMI_WPN
190 MX23_PAD_GPMI_WRN__GPMI_WRN
191 MX23_PAD_GPMI_RDN__GPMI_RDN
192 MX23_PAD_GPMI_CE1N__GPMI_CE1N
193 MX23_PAD_GPMI_CE0N__GPMI_CE0N
Huang Shijieb9f25f82012-07-03 12:58:13 +0800194 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800195 fsl,drive-strength = <MXS_DRIVE_4mA>;
196 fsl,voltage = <MXS_VOLTAGE_HIGH>;
197 fsl,pull-up = <MXS_PULL_DISABLE>;
Huang Shijieb9f25f82012-07-03 12:58:13 +0800198 };
199
200 gpmi_pins_fixup: gpmi-pins-fixup {
201 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200202 MX23_PAD_GPMI_WPN__GPMI_WPN
203 MX23_PAD_GPMI_WRN__GPMI_WRN
204 MX23_PAD_GPMI_RDN__GPMI_RDN
Huang Shijieb9f25f82012-07-03 12:58:13 +0800205 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800206 fsl,drive-strength = <MXS_DRIVE_12mA>;
Huang Shijieb9f25f82012-07-03 12:58:13 +0800207 };
208
Shawn Guo72beaba2012-06-28 11:44:59 +0800209 mmc0_4bit_pins_a: mmc0-4bit@0 {
210 reg = <0>;
211 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200212 MX23_PAD_SSP1_DATA0__SSP1_DATA0
213 MX23_PAD_SSP1_DATA1__SSP1_DATA1
214 MX23_PAD_SSP1_DATA2__SSP1_DATA2
215 MX23_PAD_SSP1_DATA3__SSP1_DATA3
216 MX23_PAD_SSP1_CMD__SSP1_CMD
217 MX23_PAD_SSP1_SCK__SSP1_SCK
Shawn Guo72beaba2012-06-28 11:44:59 +0800218 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800219 fsl,drive-strength = <MXS_DRIVE_8mA>;
220 fsl,voltage = <MXS_VOLTAGE_HIGH>;
221 fsl,pull-up = <MXS_PULL_ENABLE>;
Shawn Guo72beaba2012-06-28 11:44:59 +0800222 };
223
Shawn Guobe1ce302012-05-06 16:29:36 +0800224 mmc0_8bit_pins_a: mmc0-8bit@0 {
225 reg = <0>;
Shawn Guof14da762012-06-28 11:44:57 +0800226 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200227 MX23_PAD_SSP1_DATA0__SSP1_DATA0
228 MX23_PAD_SSP1_DATA1__SSP1_DATA1
229 MX23_PAD_SSP1_DATA2__SSP1_DATA2
230 MX23_PAD_SSP1_DATA3__SSP1_DATA3
231 MX23_PAD_GPMI_D08__SSP1_DATA4
232 MX23_PAD_GPMI_D09__SSP1_DATA5
233 MX23_PAD_GPMI_D10__SSP1_DATA6
234 MX23_PAD_GPMI_D11__SSP1_DATA7
235 MX23_PAD_SSP1_CMD__SSP1_CMD
236 MX23_PAD_SSP1_DETECT__SSP1_DETECT
237 MX23_PAD_SSP1_SCK__SSP1_SCK
Shawn Guof14da762012-06-28 11:44:57 +0800238 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800239 fsl,drive-strength = <MXS_DRIVE_8mA>;
240 fsl,voltage = <MXS_VOLTAGE_HIGH>;
241 fsl,pull-up = <MXS_PULL_ENABLE>;
Shawn Guobe1ce302012-05-06 16:29:36 +0800242 };
243
244 mmc0_pins_fixup: mmc0-pins-fixup {
Shawn Guof14da762012-06-28 11:44:57 +0800245 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200246 MX23_PAD_SSP1_DETECT__SSP1_DETECT
247 MX23_PAD_SSP1_SCK__SSP1_SCK
Shawn Guof14da762012-06-28 11:44:57 +0800248 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800249 fsl,pull-up = <MXS_PULL_DISABLE>;
Shawn Guobe1ce302012-05-06 16:29:36 +0800250 };
Shawn Guo52f71762012-06-28 11:45:06 +0800251
252 pwm2_pins_a: pwm2@0 {
253 reg = <0>;
254 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200255 MX23_PAD_PWM2__PWM2
Shawn Guo52f71762012-06-28 11:45:06 +0800256 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800257 fsl,drive-strength = <MXS_DRIVE_4mA>;
258 fsl,voltage = <MXS_VOLTAGE_HIGH>;
259 fsl,pull-up = <MXS_PULL_DISABLE>;
Shawn Guo52f71762012-06-28 11:45:06 +0800260 };
Shawn Guoa915ee42012-06-28 11:45:07 +0800261
262 lcdif_24bit_pins_a: lcdif-24bit@0 {
263 reg = <0>;
264 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200265 MX23_PAD_LCD_D00__LCD_D00
266 MX23_PAD_LCD_D01__LCD_D01
267 MX23_PAD_LCD_D02__LCD_D02
268 MX23_PAD_LCD_D03__LCD_D03
269 MX23_PAD_LCD_D04__LCD_D04
270 MX23_PAD_LCD_D05__LCD_D05
271 MX23_PAD_LCD_D06__LCD_D06
272 MX23_PAD_LCD_D07__LCD_D07
273 MX23_PAD_LCD_D08__LCD_D08
274 MX23_PAD_LCD_D09__LCD_D09
275 MX23_PAD_LCD_D10__LCD_D10
276 MX23_PAD_LCD_D11__LCD_D11
277 MX23_PAD_LCD_D12__LCD_D12
278 MX23_PAD_LCD_D13__LCD_D13
279 MX23_PAD_LCD_D14__LCD_D14
280 MX23_PAD_LCD_D15__LCD_D15
281 MX23_PAD_LCD_D16__LCD_D16
282 MX23_PAD_LCD_D17__LCD_D17
283 MX23_PAD_GPMI_D08__LCD_D18
284 MX23_PAD_GPMI_D09__LCD_D19
285 MX23_PAD_GPMI_D10__LCD_D20
286 MX23_PAD_GPMI_D11__LCD_D21
287 MX23_PAD_GPMI_D12__LCD_D22
288 MX23_PAD_GPMI_D13__LCD_D23
289 MX23_PAD_LCD_DOTCK__LCD_DOTCK
290 MX23_PAD_LCD_ENABLE__LCD_ENABLE
291 MX23_PAD_LCD_HSYNC__LCD_HSYNC
292 MX23_PAD_LCD_VSYNC__LCD_VSYNC
Shawn Guoa915ee42012-06-28 11:45:07 +0800293 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800294 fsl,drive-strength = <MXS_DRIVE_4mA>;
295 fsl,voltage = <MXS_VOLTAGE_HIGH>;
296 fsl,pull-up = <MXS_PULL_DISABLE>;
Shawn Guoa915ee42012-06-28 11:45:07 +0800297 };
Fadil Berishaa0487862012-11-17 16:52:32 -0500298
299 spi2_pins_a: spi2@0 {
300 reg = <0>;
301 fsl,pinmux-ids = <
Lothar Waßmannbc3875f2013-09-19 08:59:48 +0200302 MX23_PAD_GPMI_WRN__SSP2_SCK
303 MX23_PAD_GPMI_RDY1__SSP2_CMD
304 MX23_PAD_GPMI_D00__SSP2_DATA0
305 MX23_PAD_GPMI_D03__SSP2_DATA3
Fadil Berishaa0487862012-11-17 16:52:32 -0500306 >;
Lothar Waßmann4191c342013-09-22 14:02:59 +0800307 fsl,drive-strength = <MXS_DRIVE_8mA>;
308 fsl,voltage = <MXS_VOLTAGE_HIGH>;
309 fsl,pull-up = <MXS_PULL_ENABLE>;
Fadil Berishaa0487862012-11-17 16:52:32 -0500310 };
Harald Geyer71a34d82015-04-17 14:43:24 +0000311
312 i2c_pins_a: i2c@0 {
313 reg = <0>;
314 fsl,pinmux-ids = <
315 MX23_PAD_I2C_SCL__I2C_SCL
316 MX23_PAD_I2C_SDA__I2C_SDA
317 >;
318 fsl,drive-strength = <MXS_DRIVE_8mA>;
319 fsl,voltage = <MXS_VOLTAGE_HIGH>;
320 fsl,pull-up = <MXS_PULL_ENABLE>;
321 };
322
323 i2c_pins_b: i2c@1 {
324 reg = <1>;
325 fsl,pinmux-ids = <
326 MX23_PAD_LCD_ENABLE__I2C_SCL
327 MX23_PAD_LCD_HSYNC__I2C_SDA
328 >;
329 fsl,drive-strength = <MXS_DRIVE_8mA>;
330 fsl,voltage = <MXS_VOLTAGE_HIGH>;
331 fsl,pull-up = <MXS_PULL_ENABLE>;
332 };
333
334 i2c_pins_c: i2c@2 {
335 reg = <2>;
336 fsl,pinmux-ids = <
337 MX23_PAD_SSP1_DATA1__I2C_SCL
338 MX23_PAD_SSP1_DATA2__I2C_SDA
339 >;
340 fsl,drive-strength = <MXS_DRIVE_8mA>;
341 fsl,voltage = <MXS_VOLTAGE_HIGH>;
342 fsl,pull-up = <MXS_PULL_ENABLE>;
343 };
Shawn Guo2954ff32012-05-04 21:33:42 +0800344 };
345
346 digctl@8001c000 {
Shawn Guo38d65902013-03-26 21:11:02 +0800347 compatible = "fsl,imx23-digctl";
Shawn Guo2954ff32012-05-04 21:33:42 +0800348 reg = <0x8001c000 2000>;
349 status = "disabled";
350 };
351
352 emi@80020000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300353 reg = <0x80020000 0x2000>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800354 status = "disabled";
355 };
356
Shawn Guof30fb032013-02-25 21:56:56 +0800357 dma_apbx: dma-apbx@80024000 {
Dong Aisheng84f35702012-05-04 20:12:19 +0800358 compatible = "fsl,imx23-dma-apbx";
Fabio Estevam640bf062012-07-30 21:29:18 -0300359 reg = <0x80024000 0x2000>;
Shawn Guof30fb032013-02-25 21:56:56 +0800360 interrupts = <7 5 9 26
361 19 0 25 23
362 60 58 9 0
363 0 0 0 0>;
364 interrupt-names = "audio-adc", "audio-dac", "spdif-tx", "i2c",
365 "saif0", "empty", "auart0-rx", "auart0-tx",
366 "auart1-rx", "auart1-tx", "saif1", "empty",
367 "empty", "empty", "empty", "empty";
368 #dma-cells = <1>;
369 dma-channels = <16>;
Shawn Guo53f94432012-08-22 21:36:30 +0800370 clocks = <&clks 16>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800371 };
372
373 dcp@80028000 {
Marek Vasut7d56a282013-12-10 20:26:22 +0100374 compatible = "fsl,imx23-dcp";
Fabio Estevam640bf062012-07-30 21:29:18 -0300375 reg = <0x80028000 0x2000>;
Marek Vasut7d56a282013-12-10 20:26:22 +0100376 interrupts = <53 54>;
377 status = "okay";
Shawn Guo2954ff32012-05-04 21:33:42 +0800378 };
379
380 pxp@8002a000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300381 reg = <0x8002a000 0x2000>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800382 status = "disabled";
383 };
384
385 ocotp@8002c000 {
Shawn Guo69d75a02013-03-29 09:59:28 +0800386 compatible = "fsl,ocotp";
Fabio Estevam640bf062012-07-30 21:29:18 -0300387 reg = <0x8002c000 0x2000>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800388 status = "disabled";
389 };
390
391 axi-ahb@8002e000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300392 reg = <0x8002e000 0x2000>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800393 status = "disabled";
394 };
395
396 lcdif@80030000 {
Shawn Guoa915ee42012-06-28 11:45:07 +0800397 compatible = "fsl,imx23-lcdif";
Shawn Guo2954ff32012-05-04 21:33:42 +0800398 reg = <0x80030000 2000>;
Shawn Guoa915ee42012-06-28 11:45:07 +0800399 interrupts = <46 45>;
Shawn Guo53f94432012-08-22 21:36:30 +0800400 clocks = <&clks 38>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800401 status = "disabled";
402 };
403
404 ssp1: ssp@80034000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300405 reg = <0x80034000 0x2000>;
Shawn Guo7f2b9282013-07-16 17:10:55 +0800406 interrupts = <2>;
Shawn Guo53f94432012-08-22 21:36:30 +0800407 clocks = <&clks 33>;
Shawn Guof30fb032013-02-25 21:56:56 +0800408 dmas = <&dma_apbh 2>;
409 dma-names = "rx-tx";
Shawn Guo2954ff32012-05-04 21:33:42 +0800410 status = "disabled";
411 };
412
413 tvenc@80038000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300414 reg = <0x80038000 0x2000>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800415 status = "disabled";
416 };
417 };
418
419 apbx@80040000 {
420 compatible = "simple-bus";
421 #address-cells = <1>;
422 #size-cells = <1>;
423 reg = <0x80040000 0x40000>;
424 ranges;
425
Shawn Guo53f94432012-08-22 21:36:30 +0800426 clks: clkctrl@80040000 {
Shawn Guo8f7cf882013-03-29 09:33:09 +0800427 compatible = "fsl,imx23-clkctrl", "fsl,clkctrl";
Fabio Estevam640bf062012-07-30 21:29:18 -0300428 reg = <0x80040000 0x2000>;
Shawn Guo53f94432012-08-22 21:36:30 +0800429 #clock-cells = <1>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800430 };
431
432 saif0: saif@80042000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300433 reg = <0x80042000 0x2000>;
Shawn Guof30fb032013-02-25 21:56:56 +0800434 dmas = <&dma_apbx 4>;
435 dma-names = "rx-tx";
Shawn Guo2954ff32012-05-04 21:33:42 +0800436 status = "disabled";
437 };
438
439 power@80044000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300440 reg = <0x80044000 0x2000>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800441 status = "disabled";
442 };
443
444 saif1: saif@80046000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300445 reg = <0x80046000 0x2000>;
Shawn Guof30fb032013-02-25 21:56:56 +0800446 dmas = <&dma_apbx 10>;
447 dma-names = "rx-tx";
Shawn Guo2954ff32012-05-04 21:33:42 +0800448 status = "disabled";
449 };
450
451 audio-out@80048000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300452 reg = <0x80048000 0x2000>;
Shawn Guof30fb032013-02-25 21:56:56 +0800453 dmas = <&dma_apbx 1>;
454 dma-names = "tx";
Shawn Guo2954ff32012-05-04 21:33:42 +0800455 status = "disabled";
456 };
457
458 audio-in@8004c000 {
Fabio Estevam640bf062012-07-30 21:29:18 -0300459 reg = <0x8004c000 0x2000>;
Shawn Guof30fb032013-02-25 21:56:56 +0800460 dmas = <&dma_apbx 0>;
461 dma-names = "rx";
Shawn Guo2954ff32012-05-04 21:33:42 +0800462 status = "disabled";
463 };
464
Alexandre Bellonibd798f92013-12-18 19:50:56 +0100465 lradc: lradc@80050000 {
Marek Vasut1f451882013-01-21 20:05:00 +0000466 compatible = "fsl,imx23-lradc";
Fabio Estevam640bf062012-07-30 21:29:18 -0300467 reg = <0x80050000 0x2000>;
Marek Vasut1f451882013-01-21 20:05:00 +0000468 interrupts = <36 37 38 39 40 41 42 43 44>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800469 status = "disabled";
Juergen Beisert18da7552013-09-23 15:36:00 +0100470 clocks = <&clks 26>;
Stefan Wahrene8e94ed2015-06-02 22:03:28 +0000471 #io-channel-cells = <1>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800472 };
473
474 spdif@80054000 {
475 reg = <0x80054000 2000>;
Shawn Guof30fb032013-02-25 21:56:56 +0800476 dmas = <&dma_apbx 2>;
477 dma-names = "tx";
Shawn Guo2954ff32012-05-04 21:33:42 +0800478 status = "disabled";
479 };
480
Harald Geyer71a34d82015-04-17 14:43:24 +0000481 i2c: i2c@80058000 {
482 #address-cells = <1>;
483 #size-cells = <0>;
484 compatible = "fsl,imx23-i2c";
Fabio Estevam640bf062012-07-30 21:29:18 -0300485 reg = <0x80058000 0x2000>;
Harald Geyer71a34d82015-04-17 14:43:24 +0000486 interrupts = <27>;
487 clock-frequency = <100000>;
Shawn Guof30fb032013-02-25 21:56:56 +0800488 dmas = <&dma_apbx 3>;
489 dma-names = "rx-tx";
Shawn Guo2954ff32012-05-04 21:33:42 +0800490 status = "disabled";
491 };
492
493 rtc@8005c000 {
Shawn Guof98c9902012-06-28 11:45:05 +0800494 compatible = "fsl,imx23-rtc", "fsl,stmp3xxx-rtc";
Fabio Estevam640bf062012-07-30 21:29:18 -0300495 reg = <0x8005c000 0x2000>;
Shawn Guof98c9902012-06-28 11:45:05 +0800496 interrupts = <22>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800497 };
498
Shawn Guo52f71762012-06-28 11:45:06 +0800499 pwm: pwm@80064000 {
500 compatible = "fsl,imx23-pwm";
Fabio Estevam640bf062012-07-30 21:29:18 -0300501 reg = <0x80064000 0x2000>;
Shawn Guo53f94432012-08-22 21:36:30 +0800502 clocks = <&clks 30>;
Shawn Guo52f71762012-06-28 11:45:06 +0800503 #pwm-cells = <2>;
504 fsl,pwm-number = <5>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800505 status = "disabled";
506 };
507
508 timrot@80068000 {
Shawn Guoeeca6e62012-08-20 08:51:45 +0800509 compatible = "fsl,imx23-timrot", "fsl,timrot";
Fabio Estevam640bf062012-07-30 21:29:18 -0300510 reg = <0x80068000 0x2000>;
Shawn Guoeeca6e62012-08-20 08:51:45 +0800511 interrupts = <28 29 30 31>;
Shawn Guo2efb9502013-03-25 22:57:14 +0800512 clocks = <&clks 28>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800513 };
514
515 auart0: serial@8006c000 {
Shawn Guoa4508392012-06-28 11:45:00 +0800516 compatible = "fsl,imx23-auart";
Shawn Guo2954ff32012-05-04 21:33:42 +0800517 reg = <0x8006c000 0x2000>;
Shawn Guo7f2b9282013-07-16 17:10:55 +0800518 interrupts = <24>;
Shawn Guo53f94432012-08-22 21:36:30 +0800519 clocks = <&clks 32>;
Shawn Guof30fb032013-02-25 21:56:56 +0800520 dmas = <&dma_apbx 6>, <&dma_apbx 7>;
521 dma-names = "rx", "tx";
Shawn Guo2954ff32012-05-04 21:33:42 +0800522 status = "disabled";
523 };
524
525 auart1: serial@8006e000 {
Shawn Guoa4508392012-06-28 11:45:00 +0800526 compatible = "fsl,imx23-auart";
Shawn Guo2954ff32012-05-04 21:33:42 +0800527 reg = <0x8006e000 0x2000>;
Shawn Guo7f2b9282013-07-16 17:10:55 +0800528 interrupts = <59>;
Shawn Guo53f94432012-08-22 21:36:30 +0800529 clocks = <&clks 32>;
Shawn Guof30fb032013-02-25 21:56:56 +0800530 dmas = <&dma_apbx 8>, <&dma_apbx 9>;
531 dma-names = "rx", "tx";
Shawn Guo2954ff32012-05-04 21:33:42 +0800532 status = "disabled";
533 };
534
535 duart: serial@80070000 {
536 compatible = "arm,pl011", "arm,primecell";
537 reg = <0x80070000 0x2000>;
538 interrupts = <0>;
Shawn Guo53f94432012-08-22 21:36:30 +0800539 clocks = <&clks 32>, <&clks 16>;
540 clock-names = "uart", "apb_pclk";
Shawn Guo2954ff32012-05-04 21:33:42 +0800541 status = "disabled";
542 };
543
Fabio Estevamd6475317b2012-09-13 14:33:38 -0300544 usbphy0: usbphy@8007c000 {
545 compatible = "fsl,imx23-usbphy";
Shawn Guo2954ff32012-05-04 21:33:42 +0800546 reg = <0x8007c000 0x2000>;
Fabio Estevamd6475317b2012-09-13 14:33:38 -0300547 clocks = <&clks 41>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800548 status = "disabled";
549 };
550 };
551 };
552
553 ahb@80080000 {
554 compatible = "simple-bus";
555 #address-cells = <1>;
556 #size-cells = <1>;
557 reg = <0x80080000 0x80000>;
558 ranges;
559
Fabio Estevamd6475317b2012-09-13 14:33:38 -0300560 usb0: usb@80080000 {
561 compatible = "fsl,imx23-usb", "fsl,imx27-usb";
Fabio Estevam640bf062012-07-30 21:29:18 -0300562 reg = <0x80080000 0x40000>;
Fabio Estevamd6475317b2012-09-13 14:33:38 -0300563 interrupts = <11>;
564 fsl,usbphy = <&usbphy0>;
565 clocks = <&clks 40>;
Shawn Guo2954ff32012-05-04 21:33:42 +0800566 status = "disabled";
567 };
568 };
Alexandre Bellonibd798f92013-12-18 19:50:56 +0100569
570 iio_hwmon {
571 compatible = "iio-hwmon";
572 io-channels = <&lradc 8>;
573 };
Shawn Guo2954ff32012-05-04 21:33:42 +0800574};