blob: b811cc0fc57ee2b065185321d0bb76ce2a120f95 [file] [log] [blame]
Vinayak Holikattie0eca632013-02-25 21:44:33 +05301/*
2 * Universal Flash Storage Host controller driver
3 *
4 * This code is based on drivers/scsi/ufs/ufshcd.h
5 * Copyright (C) 2011-2013 Samsung India Software Operations
Yaniv Gardidc3c8d32016-02-01 15:02:46 +02006 * Copyright (c) 2013-2016, The Linux Foundation. All rights reserved.
Vinayak Holikattie0eca632013-02-25 21:44:33 +05307 *
8 * Authors:
9 * Santosh Yaraganavi <santosh.sy@samsung.com>
10 * Vinayak Holikatti <h.vinayak@samsung.com>
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License
14 * as published by the Free Software Foundation; either version 2
15 * of the License, or (at your option) any later version.
16 * See the COPYING file in the top-level directory or visit
17 * <http://www.gnu.org/licenses/gpl-2.0.html>
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * This program is provided "AS IS" and "WITH ALL FAULTS" and
25 * without warranty of any kind. You are solely responsible for
26 * determining the appropriateness of using and distributing
27 * the program and assume all risks associated with your exercise
28 * of rights with respect to the program, including but not limited
29 * to infringement of third party rights, the risks and costs of
30 * program errors, damage to or loss of data, programs or equipment,
31 * and unavailability or interruption of operations. Under no
32 * circumstances will the contributor of this Program be liable for
33 * any damages of any kind arising from your use or distribution of
34 * this program.
35 */
36
37#ifndef _UFSHCD_H
38#define _UFSHCD_H
39
40#include <linux/module.h>
41#include <linux/kernel.h>
42#include <linux/init.h>
43#include <linux/interrupt.h>
44#include <linux/io.h>
45#include <linux/delay.h>
46#include <linux/slab.h>
47#include <linux/spinlock.h>
subhashj@codeaurora.orga3cd5ec2017-02-03 16:57:02 -080048#include <linux/rwsem.h>
Vinayak Holikattie0eca632013-02-25 21:44:33 +053049#include <linux/workqueue.h>
50#include <linux/errno.h>
51#include <linux/types.h>
52#include <linux/wait.h>
53#include <linux/bitops.h>
54#include <linux/pm_runtime.h>
55#include <linux/clk.h>
Seungwon Jeon6ccf44fe2013-06-26 22:39:29 +053056#include <linux/completion.h>
Sujit Reddy Thummaaa497612014-09-25 15:32:22 +030057#include <linux/regulator/consumer.h>
Stanley Chu5a244e02020-01-29 18:52:50 +080058#include <linux/bitfield.h>
Asutosh Das2c75f9a2020-03-25 11:29:01 -070059#include <linux/devfreq.h>
Satya Tangiralac2b86b72020-06-16 14:33:37 -070060#include <linux/keyslot-manager.h>
Yaniv Gardif37aabc2016-03-10 17:37:20 +020061#include "unipro.h"
Vinayak Holikattie0eca632013-02-25 21:44:33 +053062
63#include <asm/irq.h>
64#include <asm/byteorder.h>
65#include <scsi/scsi.h>
66#include <scsi/scsi_cmnd.h>
67#include <scsi/scsi_host.h>
68#include <scsi/scsi_tcq.h>
69#include <scsi/scsi_dbg.h>
70#include <scsi/scsi_eh.h>
71
72#include "ufs.h"
Stanley Chuc28c00b2020-05-08 16:01:09 +080073#include "ufs_quirks.h"
Vinayak Holikattie0eca632013-02-25 21:44:33 +053074#include "ufshci.h"
75
76#define UFSHCD "ufshcd"
77#define UFSHCD_DRIVER_VERSION "0.2"
78
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +030079struct ufs_hba;
80
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +053081enum dev_cmd_type {
82 DEV_CMD_TYPE_NOP = 0x0,
Dolev Raviv68078d52013-07-30 00:35:58 +053083 DEV_CMD_TYPE_QUERY = 0x1,
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +053084};
85
Vinayak Holikattie0eca632013-02-25 21:44:33 +053086/**
87 * struct uic_command - UIC command structure
88 * @command: UIC command
89 * @argument1: UIC command argument 1
90 * @argument2: UIC command argument 2
91 * @argument3: UIC command argument 3
92 * @cmd_active: Indicate if UIC command is outstanding
93 * @result: UIC command result
Seungwon Jeon6ccf44fe2013-06-26 22:39:29 +053094 * @done: UIC command completion
Vinayak Holikattie0eca632013-02-25 21:44:33 +053095 */
96struct uic_command {
97 u32 command;
98 u32 argument1;
99 u32 argument2;
100 u32 argument3;
101 int cmd_active;
102 int result;
Seungwon Jeon6ccf44fe2013-06-26 22:39:29 +0530103 struct completion done;
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530104};
105
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300106/* Used to differentiate the power management options */
107enum ufs_pm_op {
108 UFS_RUNTIME_PM,
109 UFS_SYSTEM_PM,
110 UFS_SHUTDOWN_PM,
111};
112
113#define ufshcd_is_runtime_pm(op) ((op) == UFS_RUNTIME_PM)
114#define ufshcd_is_system_pm(op) ((op) == UFS_SYSTEM_PM)
115#define ufshcd_is_shutdown_pm(op) ((op) == UFS_SHUTDOWN_PM)
116
117/* Host <-> Device UniPro Link state */
118enum uic_link_state {
119 UIC_LINK_OFF_STATE = 0, /* Link powered down or disabled */
120 UIC_LINK_ACTIVE_STATE = 1, /* Link is in Fast/Slow/Sleep state */
121 UIC_LINK_HIBERN8_STATE = 2, /* Link is in Hibernate state */
122};
123
124#define ufshcd_is_link_off(hba) ((hba)->uic_link_state == UIC_LINK_OFF_STATE)
125#define ufshcd_is_link_active(hba) ((hba)->uic_link_state == \
126 UIC_LINK_ACTIVE_STATE)
127#define ufshcd_is_link_hibern8(hba) ((hba)->uic_link_state == \
128 UIC_LINK_HIBERN8_STATE)
129#define ufshcd_set_link_off(hba) ((hba)->uic_link_state = UIC_LINK_OFF_STATE)
130#define ufshcd_set_link_active(hba) ((hba)->uic_link_state = \
131 UIC_LINK_ACTIVE_STATE)
132#define ufshcd_set_link_hibern8(hba) ((hba)->uic_link_state = \
133 UIC_LINK_HIBERN8_STATE)
134
Stanley Chu1764fa22020-03-27 17:58:35 +0800135#define ufshcd_set_ufs_dev_active(h) \
136 ((h)->curr_dev_pwr_mode = UFS_ACTIVE_PWR_MODE)
137#define ufshcd_set_ufs_dev_sleep(h) \
138 ((h)->curr_dev_pwr_mode = UFS_SLEEP_PWR_MODE)
139#define ufshcd_set_ufs_dev_poweroff(h) \
140 ((h)->curr_dev_pwr_mode = UFS_POWERDOWN_PWR_MODE)
141#define ufshcd_is_ufs_dev_active(h) \
142 ((h)->curr_dev_pwr_mode == UFS_ACTIVE_PWR_MODE)
143#define ufshcd_is_ufs_dev_sleep(h) \
144 ((h)->curr_dev_pwr_mode == UFS_SLEEP_PWR_MODE)
145#define ufshcd_is_ufs_dev_poweroff(h) \
146 ((h)->curr_dev_pwr_mode == UFS_POWERDOWN_PWR_MODE)
147
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300148/*
149 * UFS Power management levels.
150 * Each level is in increasing order of power savings.
151 */
152enum ufs_pm_level {
153 UFS_PM_LVL_0, /* UFS_ACTIVE_PWR_MODE, UIC_LINK_ACTIVE_STATE */
154 UFS_PM_LVL_1, /* UFS_ACTIVE_PWR_MODE, UIC_LINK_HIBERN8_STATE */
155 UFS_PM_LVL_2, /* UFS_SLEEP_PWR_MODE, UIC_LINK_ACTIVE_STATE */
156 UFS_PM_LVL_3, /* UFS_SLEEP_PWR_MODE, UIC_LINK_HIBERN8_STATE */
157 UFS_PM_LVL_4, /* UFS_POWERDOWN_PWR_MODE, UIC_LINK_HIBERN8_STATE */
158 UFS_PM_LVL_5, /* UFS_POWERDOWN_PWR_MODE, UIC_LINK_OFF_STATE */
159 UFS_PM_LVL_MAX
160};
161
162struct ufs_pm_lvl_states {
163 enum ufs_dev_pwr_mode dev_state;
164 enum uic_link_state link_state;
165};
166
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530167/**
168 * struct ufshcd_lrb - local reference block
169 * @utr_descriptor_ptr: UTRD address of the command
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530170 * @ucd_req_ptr: UCD address of the command
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530171 * @ucd_rsp_ptr: Response UPIU address for this command
172 * @ucd_prdt_ptr: PRDT address of the command
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800173 * @utrd_dma_addr: UTRD dma address for debug
174 * @ucd_prdt_dma_addr: PRDT dma address for debug
175 * @ucd_rsp_dma_addr: UPIU response dma address for debug
176 * @ucd_req_dma_addr: UPIU request dma address for debug
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530177 * @cmd: pointer to SCSI command
178 * @sense_buffer: pointer to sense buffer address of the SCSI command
179 * @sense_bufflen: Length of the sense buffer
180 * @scsi_status: SCSI status of the command
181 * @command_type: SCSI, UFS, Query.
182 * @task_tag: Task tag of the command
183 * @lun: LUN of the command
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530184 * @intr_cmd: Interrupt command (doesn't participate in interrupt aggregation)
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800185 * @issue_time_stamp: time stamp for debug purposes
Zang Leigang09017182017-09-27 10:06:06 +0800186 * @compl_time_stamp: time stamp for statistics
Satya Tangiralac2b86b72020-06-16 14:33:37 -0700187 * @crypto_key_slot: the key slot to use for inline crypto (-1 if none)
Satya Tangirala53d5b292019-10-24 14:44:28 -0700188 * @data_unit_num: the data unit number for the first block for inline crypto
Gilad Bronere0b299e2017-02-03 16:56:40 -0800189 * @req_abort_skip: skip request abort task flag
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530190 */
191struct ufshcd_lrb {
192 struct utp_transfer_req_desc *utr_descriptor_ptr;
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530193 struct utp_upiu_req *ucd_req_ptr;
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530194 struct utp_upiu_rsp *ucd_rsp_ptr;
195 struct ufshcd_sg_entry *ucd_prdt_ptr;
196
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800197 dma_addr_t utrd_dma_addr;
198 dma_addr_t ucd_req_dma_addr;
199 dma_addr_t ucd_rsp_dma_addr;
200 dma_addr_t ucd_prdt_dma_addr;
201
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530202 struct scsi_cmnd *cmd;
203 u8 *sense_buffer;
204 unsigned int sense_bufflen;
205 int scsi_status;
206
207 int command_type;
208 int task_tag;
Subhash Jadavani0ce147d2014-09-25 15:32:29 +0300209 u8 lun; /* UPIU LUN id field is only 8-bit wide */
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530210 bool intr_cmd;
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800211 ktime_t issue_time_stamp;
Zang Leigang09017182017-09-27 10:06:06 +0800212 ktime_t compl_time_stamp;
Satya Tangiralac2b86b72020-06-16 14:33:37 -0700213#ifdef CONFIG_SCSI_UFS_CRYPTO
214 int crypto_key_slot;
Satya Tangirala53d5b292019-10-24 14:44:28 -0700215 u64 data_unit_num;
Satya Tangiralac2b86b72020-06-16 14:33:37 -0700216#endif
Gilad Bronere0b299e2017-02-03 16:56:40 -0800217
218 bool req_abort_skip;
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530219};
220
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530221/**
Tomas Winklera230c2f2016-02-09 10:25:41 +0200222 * struct ufs_query - holds relevant data structures for query request
Dolev Raviv68078d52013-07-30 00:35:58 +0530223 * @request: request upiu and function
224 * @descriptor: buffer for sending/receiving descriptor
225 * @response: response upiu and response
226 */
227struct ufs_query {
228 struct ufs_query_req request;
229 u8 *descriptor;
230 struct ufs_query_res response;
231};
232
233/**
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530234 * struct ufs_dev_cmd - all assosiated fields with device management commands
235 * @type: device management command type - Query, NOP OUT
236 * @lock: lock to allow one command at a time
237 * @complete: internal commands completion
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530238 */
239struct ufs_dev_cmd {
240 enum dev_cmd_type type;
241 struct mutex lock;
242 struct completion *complete;
Dolev Raviv68078d52013-07-30 00:35:58 +0530243 struct ufs_query query;
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530244};
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530245
Potomski, MichalXa4b0e8a2017-02-23 09:05:30 +0000246struct ufs_desc_size {
247 int dev_desc;
248 int pwr_desc;
249 int geom_desc;
250 int interc_desc;
251 int unit_desc;
252 int conf_desc;
Stanislav Nijnikovc648c2d2018-02-15 14:14:05 +0200253 int hlth_desc;
Potomski, MichalXa4b0e8a2017-02-23 09:05:30 +0000254};
255
Sujit Reddy Thummac6e79da2014-09-25 15:32:23 +0300256/**
257 * struct ufs_clk_info - UFS clock related info
258 * @list: list headed by hba->clk_list_head
259 * @clk: clock node
260 * @name: clock name
261 * @max_freq: maximum frequency supported by the clock
Sahitya Tummala4cff6d992014-09-25 15:32:33 +0300262 * @min_freq: min frequency that can be used for clock scaling
Sahitya Tummala856b3482014-09-25 15:32:34 +0300263 * @curr_freq: indicates the current frequency that it is set to
Sujit Reddy Thummac6e79da2014-09-25 15:32:23 +0300264 * @enabled: variable to check against multiple enable/disable
265 */
266struct ufs_clk_info {
267 struct list_head list;
268 struct clk *clk;
269 const char *name;
270 u32 max_freq;
Sahitya Tummala4cff6d992014-09-25 15:32:33 +0300271 u32 min_freq;
Sahitya Tummala856b3482014-09-25 15:32:34 +0300272 u32 curr_freq;
Sujit Reddy Thummac6e79da2014-09-25 15:32:23 +0300273 bool enabled;
274};
275
Yaniv Gardif06fcc72015-10-28 13:15:51 +0200276enum ufs_notify_change_status {
277 PRE_CHANGE,
278 POST_CHANGE,
279};
Dolev Raviv7eb584d2014-09-25 15:32:31 +0300280
281struct ufs_pa_layer_attr {
282 u32 gear_rx;
283 u32 gear_tx;
284 u32 lane_rx;
285 u32 lane_tx;
286 u32 pwr_rx;
287 u32 pwr_tx;
288 u32 hs_rate;
289};
290
291struct ufs_pwr_mode_info {
292 bool is_valid;
293 struct ufs_pa_layer_attr info;
294};
295
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +0300296/**
297 * struct ufs_hba_variant_ops - variant specific callbacks
298 * @name: variant name
299 * @init: called when the driver is initialized
300 * @exit: called to cleanup everything done in init
Yaniv Gardi9949e702015-05-17 18:55:05 +0300301 * @get_ufs_hci_version: called to get UFS HCI version
Sahitya Tummala856b3482014-09-25 15:32:34 +0300302 * @clk_scale_notify: notifies that clks are scaled up/down
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +0300303 * @setup_clocks: called before touching any of the controller registers
304 * @setup_regulators: called before accessing the host controller
305 * @hce_enable_notify: called before and after HCE enable bit is set to allow
306 * variant specific Uni-Pro initialization.
307 * @link_startup_notify: called before and after Link startup is carried out
308 * to allow variant specific Uni-Pro initialization.
Dolev Raviv7eb584d2014-09-25 15:32:31 +0300309 * @pwr_change_notify: called before and after a power mode change
310 * is carried out to allow vendor spesific capabilities
311 * to be set.
Kiwoong Kim0e675ef2016-11-10 21:14:36 +0900312 * @setup_xfer_req: called before any transfer request is issued
313 * to set some things
Kiwoong Kimd2877be2016-11-10 21:16:15 +0900314 * @setup_task_mgmt: called before any task management request is issued
315 * to set some things
Kiwoong Kimee32c902016-11-10 21:17:43 +0900316 * @hibern8_notify: called around hibern8 enter/exit
Subhash Jadavani56d4a182016-12-05 19:25:32 -0800317 * @apply_dev_quirks: called to apply device specific quirks
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300318 * @suspend: called during host controller PM callback
319 * @resume: called during host controller PM callback
Yaniv Gardi6e3fd442015-10-28 13:15:50 +0200320 * @dbg_register_dump: used to dump controller debug information
Joao Pinto4b9ffb52016-05-11 12:21:30 +0100321 * @phy_initialization: used to initialize phys
Bjorn Anderssond8d9f792019-08-28 12:17:54 -0700322 * @device_reset: called to issue a reset pulse on the UFS device
Eric Biggers27b2ed42020-07-14 09:31:24 -0700323 * @program_key: program or evict an inline encryption key
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +0300324 */
325struct ufs_hba_variant_ops {
326 const char *name;
327 int (*init)(struct ufs_hba *);
328 void (*exit)(struct ufs_hba *);
Yaniv Gardi9949e702015-05-17 18:55:05 +0300329 u32 (*get_ufs_hci_version)(struct ufs_hba *);
Yaniv Gardif06fcc72015-10-28 13:15:51 +0200330 int (*clk_scale_notify)(struct ufs_hba *, bool,
331 enum ufs_notify_change_status);
Subhash Jadavani1e879e82016-10-06 21:48:22 -0700332 int (*setup_clocks)(struct ufs_hba *, bool,
333 enum ufs_notify_change_status);
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +0300334 int (*setup_regulators)(struct ufs_hba *, bool);
Yaniv Gardif06fcc72015-10-28 13:15:51 +0200335 int (*hce_enable_notify)(struct ufs_hba *,
336 enum ufs_notify_change_status);
337 int (*link_startup_notify)(struct ufs_hba *,
338 enum ufs_notify_change_status);
Dolev Raviv7eb584d2014-09-25 15:32:31 +0300339 int (*pwr_change_notify)(struct ufs_hba *,
Yaniv Gardif06fcc72015-10-28 13:15:51 +0200340 enum ufs_notify_change_status status,
341 struct ufs_pa_layer_attr *,
Dolev Raviv7eb584d2014-09-25 15:32:31 +0300342 struct ufs_pa_layer_attr *);
Kiwoong Kim0e675ef2016-11-10 21:14:36 +0900343 void (*setup_xfer_req)(struct ufs_hba *, int, bool);
Kiwoong Kimd2877be2016-11-10 21:16:15 +0900344 void (*setup_task_mgmt)(struct ufs_hba *, int, u8);
Kiwoong Kimee32c902016-11-10 21:17:43 +0900345 void (*hibern8_notify)(struct ufs_hba *, enum uic_cmd_dme,
Subhash Jadavani56d4a182016-12-05 19:25:32 -0800346 enum ufs_notify_change_status);
Bean Huo09750062020-01-20 14:08:14 +0100347 int (*apply_dev_quirks)(struct ufs_hba *hba);
Stanley Chuc28c00b2020-05-08 16:01:09 +0800348 void (*fixup_dev_quirks)(struct ufs_hba *hba);
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300349 int (*suspend)(struct ufs_hba *, enum ufs_pm_op);
350 int (*resume)(struct ufs_hba *, enum ufs_pm_op);
Yaniv Gardi6e3fd442015-10-28 13:15:50 +0200351 void (*dbg_register_dump)(struct ufs_hba *hba);
Joao Pinto4b9ffb52016-05-11 12:21:30 +0100352 int (*phy_initialization)(struct ufs_hba *);
Bjorn Anderssond8d9f792019-08-28 12:17:54 -0700353 void (*device_reset)(struct ufs_hba *hba);
Asutosh Das2c75f9a2020-03-25 11:29:01 -0700354 void (*config_scaling_param)(struct ufs_hba *hba,
355 struct devfreq_dev_profile *profile,
356 void *data);
Eric Biggers884e3642020-01-09 21:10:06 -0800357 int (*program_key)(struct ufs_hba *hba,
358 const union ufs_crypto_cfg_entry *cfg, int slot);
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +0300359};
360
Sahitya Tummala1ab27c92014-09-25 15:32:32 +0300361/* clock gating state */
362enum clk_gating_state {
363 CLKS_OFF,
364 CLKS_ON,
365 REQ_CLKS_OFF,
366 REQ_CLKS_ON,
367};
368
369/**
370 * struct ufs_clk_gating - UFS clock gating related info
371 * @gate_work: worker to turn off clocks after some delay as specified in
372 * delay_ms
373 * @ungate_work: worker to turn on clocks that will be used in case of
374 * interrupt context
375 * @state: the current clocks state
376 * @delay_ms: gating delay in ms
377 * @is_suspended: clk gating is suspended when set to 1 which can be used
378 * during suspend/resume
379 * @delay_attr: sysfs attribute to control delay_attr
Sahitya Tummalab4274112016-12-22 18:40:39 -0800380 * @enable_attr: sysfs attribute to enable/disable clock gating
381 * @is_enabled: Indicates the current status of clock gating
Sahitya Tummala1ab27c92014-09-25 15:32:32 +0300382 * @active_reqs: number of requests that are pending and should be waited for
383 * completion before gating clocks.
384 */
385struct ufs_clk_gating {
386 struct delayed_work gate_work;
387 struct work_struct ungate_work;
388 enum clk_gating_state state;
389 unsigned long delay_ms;
390 bool is_suspended;
391 struct device_attribute delay_attr;
Sahitya Tummalab4274112016-12-22 18:40:39 -0800392 struct device_attribute enable_attr;
393 bool is_enabled;
Sahitya Tummala1ab27c92014-09-25 15:32:32 +0300394 int active_reqs;
Vijay Viswanath10e5e372018-05-03 16:37:22 +0530395 struct workqueue_struct *clk_gating_workq;
Sahitya Tummala1ab27c92014-09-25 15:32:32 +0300396};
397
subhashj@codeaurora.orga3cd5ec2017-02-03 16:57:02 -0800398struct ufs_saved_pwr_info {
399 struct ufs_pa_layer_attr info;
400 bool is_valid;
401};
402
subhashj@codeaurora.org401f1e42017-02-03 16:57:39 -0800403/**
404 * struct ufs_clk_scaling - UFS clock scaling related data
405 * @active_reqs: number of requests that are pending. If this is zero when
406 * devfreq ->target() function is called then schedule "suspend_work" to
407 * suspend devfreq.
408 * @tot_busy_t: Total busy time in current polling window
409 * @window_start_t: Start time (in jiffies) of the current polling window
410 * @busy_start_t: Start time of current busy period
411 * @enable_attr: sysfs attribute to enable/disable clock scaling
412 * @saved_pwr_info: UFS power mode may also be changed during scaling and this
413 * one keeps track of previous power mode.
414 * @workq: workqueue to schedule devfreq suspend/resume work
415 * @suspend_work: worker to suspend devfreq
416 * @resume_work: worker to resume devfreq
417 * @is_allowed: tracks if scaling is currently allowed or not
418 * @is_busy_started: tracks if busy period has started or not
419 * @is_suspended: tracks if devfreq is suspended or not
420 */
Sahitya Tummala856b3482014-09-25 15:32:34 +0300421struct ufs_clk_scaling {
subhashj@codeaurora.org401f1e42017-02-03 16:57:39 -0800422 int active_reqs;
423 unsigned long tot_busy_t;
Sahitya Tummala856b3482014-09-25 15:32:34 +0300424 unsigned long window_start_t;
subhashj@codeaurora.org401f1e42017-02-03 16:57:39 -0800425 ktime_t busy_start_t;
Sahitya Tummalafcb0c4b2016-12-22 18:40:50 -0800426 struct device_attribute enable_attr;
subhashj@codeaurora.orga3cd5ec2017-02-03 16:57:02 -0800427 struct ufs_saved_pwr_info saved_pwr_info;
subhashj@codeaurora.org401f1e42017-02-03 16:57:39 -0800428 struct workqueue_struct *workq;
429 struct work_struct suspend_work;
430 struct work_struct resume_work;
431 bool is_allowed;
432 bool is_busy_started;
433 bool is_suspended;
Sahitya Tummala856b3482014-09-25 15:32:34 +0300434};
435
Stanley Chu48d5b972019-07-10 21:38:18 +0800436#define UFS_ERR_REG_HIST_LENGTH 8
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800437/**
Stanley Chud3c615b2019-07-10 21:38:19 +0800438 * struct ufs_err_reg_hist - keeps history of errors
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800439 * @pos: index to indicate cyclic buffer position
440 * @reg: cyclic buffer for registers value
441 * @tstamp: cyclic buffer for time stamp
442 */
Stanley Chu48d5b972019-07-10 21:38:18 +0800443struct ufs_err_reg_hist {
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800444 int pos;
Stanley Chu48d5b972019-07-10 21:38:18 +0800445 u32 reg[UFS_ERR_REG_HIST_LENGTH];
446 ktime_t tstamp[UFS_ERR_REG_HIST_LENGTH];
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800447};
448
449/**
450 * struct ufs_stats - keeps usage/err statistics
451 * @hibern8_exit_cnt: Counter to keep track of number of exits,
452 * reset this after link-startup.
453 * @last_hibern8_exit_tstamp: Set time after the hibern8 exit.
454 * Clear after the first successful command completion.
455 * @pa_err: tracks pa-uic errors
456 * @dl_err: tracks dl-uic errors
457 * @nl_err: tracks nl-uic errors
458 * @tl_err: tracks tl-uic errors
459 * @dme_err: tracks dme errors
Stanley Chud3c615b2019-07-10 21:38:19 +0800460 * @auto_hibern8_err: tracks auto-hibernate errors
Stanley Chu8808b4e2019-07-10 21:38:21 +0800461 * @fatal_err: tracks fatal errors
462 * @linkup_err: tracks link-startup errors
463 * @resume_err: tracks resume errors
464 * @suspend_err: tracks suspend errors
465 * @dev_reset: tracks device reset events
466 * @host_reset: tracks host reset events
467 * @tsk_abort: tracks task abort events
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800468 */
469struct ufs_stats {
470 u32 hibern8_exit_cnt;
471 ktime_t last_hibern8_exit_tstamp;
Stanley Chud3c615b2019-07-10 21:38:19 +0800472
473 /* uic specific errors */
Stanley Chu48d5b972019-07-10 21:38:18 +0800474 struct ufs_err_reg_hist pa_err;
475 struct ufs_err_reg_hist dl_err;
476 struct ufs_err_reg_hist nl_err;
477 struct ufs_err_reg_hist tl_err;
478 struct ufs_err_reg_hist dme_err;
Stanley Chud3c615b2019-07-10 21:38:19 +0800479
480 /* fatal errors */
Stanley Chud3c615b2019-07-10 21:38:19 +0800481 struct ufs_err_reg_hist auto_hibern8_err;
Stanley Chu8808b4e2019-07-10 21:38:21 +0800482 struct ufs_err_reg_hist fatal_err;
483 struct ufs_err_reg_hist link_startup_err;
484 struct ufs_err_reg_hist resume_err;
485 struct ufs_err_reg_hist suspend_err;
486
487 /* abnormal events */
488 struct ufs_err_reg_hist dev_reset;
489 struct ufs_err_reg_hist host_reset;
490 struct ufs_err_reg_hist task_abort;
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800491};
492
Christoph Hellwigc3f7d1f2020-02-21 06:08:12 -0800493enum ufshcd_quirks {
494 /* Interrupt aggregation support is broken */
495 UFSHCD_QUIRK_BROKEN_INTR_AGGR = 1 << 0,
496
497 /*
498 * delay before each dme command is required as the unipro
499 * layer has shown instabilities
500 */
501 UFSHCD_QUIRK_DELAY_BEFORE_DME_CMDS = 1 << 1,
502
503 /*
504 * If UFS host controller is having issue in processing LCC (Line
505 * Control Command) coming from device then enable this quirk.
506 * When this quirk is enabled, host controller driver should disable
507 * the LCC transmission on UFS device (by clearing TX_LCC_ENABLE
508 * attribute of device to 0).
509 */
510 UFSHCD_QUIRK_BROKEN_LCC = 1 << 2,
511
512 /*
513 * The attribute PA_RXHSUNTERMCAP specifies whether or not the
514 * inbound Link supports unterminated line in HS mode. Setting this
515 * attribute to 1 fixes moving to HS gear.
516 */
517 UFSHCD_QUIRK_BROKEN_PA_RXHSUNTERMCAP = 1 << 3,
518
519 /*
520 * This quirk needs to be enabled if the host controller only allows
521 * accessing the peer dme attributes in AUTO mode (FAST AUTO or
522 * SLOW AUTO).
523 */
524 UFSHCD_QUIRK_DME_PEER_ACCESS_AUTO_MODE = 1 << 4,
525
526 /*
527 * This quirk needs to be enabled if the host controller doesn't
528 * advertise the correct version in UFS_VER register. If this quirk
529 * is enabled, standard UFS host driver will call the vendor specific
530 * ops (get_ufs_hci_version) to get the correct version.
531 */
532 UFSHCD_QUIRK_BROKEN_UFS_HCI_VERSION = 1 << 5,
Greg Kroah-Hartman7719f752020-04-07 18:33:53 +0200533
534 /*
535 * This quirk needs to be enabled if the host controller reports
536 * OCS FATAL ERROR with device error through sense data
537 */
538 UFSHCD_QUIRK_BROKEN_OCS_FATAL_ERROR = 1 << 6,
Christoph Hellwigc3f7d1f2020-02-21 06:08:12 -0800539};
540
Stanley Chuc2014682020-03-18 18:40:11 +0800541enum ufshcd_caps {
542 /* Allow dynamic clk gating */
543 UFSHCD_CAP_CLK_GATING = 1 << 0,
544
545 /* Allow hiberb8 with clk gating */
546 UFSHCD_CAP_HIBERN8_WITH_CLK_GATING = 1 << 1,
547
548 /* Allow dynamic clk scaling */
549 UFSHCD_CAP_CLK_SCALING = 1 << 2,
550
551 /* Allow auto bkops to enabled during runtime suspend */
552 UFSHCD_CAP_AUTO_BKOPS_SUSPEND = 1 << 3,
553
554 /*
555 * This capability allows host controller driver to use the UFS HCI's
556 * interrupt aggregation capability.
557 * CAUTION: Enabling this might reduce overall UFS throughput.
558 */
559 UFSHCD_CAP_INTR_AGGR = 1 << 4,
560
561 /*
562 * This capability allows the device auto-bkops to be always enabled
563 * except during suspend (both runtime and suspend).
564 * Enabling this capability means that device will always be allowed
565 * to do background operation when it's active but it might degrade
566 * the performance of ongoing read/write operations.
567 */
568 UFSHCD_CAP_KEEP_AUTO_BKOPS_ENABLED_EXCEPT_SUSPEND = 1 << 5,
569
570 /*
571 * This capability allows host controller driver to automatically
572 * enable runtime power management by itself instead of waiting
573 * for userspace to control the power management.
574 */
575 UFSHCD_CAP_RPM_AUTOSUSPEND = 1 << 6,
Greg Kroah-Hartman7719f752020-04-07 18:33:53 +0200576
577 /*
Asutosh Das3d17b9b2020-04-22 14:41:42 -0700578 * This capability allows the host controller driver to turn-on
579 * WriteBooster, if the underlying device supports it and is
580 * provisioned to be used. This would increase the write performance.
581 */
582 UFSHCD_CAP_WB_EN = 1 << 7,
Greg Kroah-Hartmanb3783282020-06-24 07:11:16 +0200583
584 /*
Greg Kroah-Hartman7719f752020-04-07 18:33:53 +0200585 * This capability allows the host controller driver to use the
586 * inline crypto engine, if it is present
587 */
Satya Tangiralac2b86b72020-06-16 14:33:37 -0700588 UFSHCD_CAP_CRYPTO = 1 << 8,
Stanley Chuc2014682020-03-18 18:40:11 +0800589};
590
Stanley Chu90b84912020-05-09 17:37:13 +0800591struct ufs_hba_variant_params {
592 struct devfreq_dev_profile devfreq_profile;
593 struct devfreq_simple_ondemand_data ondemand_data;
594 u16 hba_enable_delay_us;
Stanley Chud14734ae2020-05-09 17:37:15 +0800595 u32 wb_flush_threshold;
Stanley Chu90b84912020-05-09 17:37:13 +0800596};
597
Yaniv Gardi3a4bf062014-09-25 15:32:27 +0300598/**
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530599 * struct ufs_hba - per adapter private structure
600 * @mmio_base: UFSHCI base register address
601 * @ucdl_base_addr: UFS Command Descriptor base address
602 * @utrdl_base_addr: UTP Transfer Request Descriptor base address
603 * @utmrdl_base_addr: UTP Task Management Descriptor base address
604 * @ucdl_dma_addr: UFS Command Descriptor DMA address
605 * @utrdl_dma_addr: UTRDL DMA address
606 * @utmrdl_dma_addr: UTMRDL DMA address
607 * @host: Scsi_Host instance of the driver
608 * @dev: device handle
609 * @lrb: local reference block
Bart Van Assche7252a362019-12-09 10:13:08 -0800610 * @cmd_queue: Used to allocate command tags from hba->host->tag_set.
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530611 * @outstanding_tasks: Bits representing outstanding task requests
612 * @outstanding_reqs: Bits representing outstanding transfer requests
613 * @capabilities: UFS Controller Capabilities
614 * @nutrs: Transfer Request Queue depth supported by controller
615 * @nutmrs: Task Management Queue depth supported by controller
616 * @ufs_version: UFS Version to which controller complies
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +0300617 * @vops: pointer to variant specific operations
618 * @priv: pointer to variant specific private data
Eric Biggers8de80df2020-02-24 14:37:12 -0800619 * @sg_entry_size: size of struct ufshcd_sg_entry (may include variant fields)
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530620 * @irq: Irq number of the controller
621 * @active_uic_cmd: handle of active UIC command
Seungwon Jeon6ccf44fe2013-06-26 22:39:29 +0530622 * @uic_cmd_mutex: mutex for uic command
Bart Van Assche69a6c262019-12-09 10:13:09 -0800623 * @tmf_tag_set: TMF tag set.
624 * @tmf_queue: Used to allocate TMF tags.
Seungwon Jeon53b3d9c2013-08-31 21:40:22 +0530625 * @pwr_done: completion for power mode change
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530626 * @ufshcd_state: UFSHCD states
Sujit Reddy Thumma3441da72014-05-26 10:59:14 +0530627 * @eh_flags: Error handling flags
Seungwon Jeon2fbd0092013-06-26 22:39:27 +0530628 * @intr_mask: Interrupt Mask Bits
Sujit Reddy Thumma66ec6d52013-07-30 00:35:59 +0530629 * @ee_ctrl_mask: Exception event control mask
Sujit Reddy Thumma1d337ec2014-09-25 15:32:26 +0300630 * @is_powered: flag to check if HBA is powered
Sujit Reddy Thummae8e7f272014-05-26 10:59:15 +0530631 * @eh_work: Worker to handle UFS errors that require s/w attention
Sujit Reddy Thumma66ec6d52013-07-30 00:35:59 +0530632 * @eeh_work: Worker to handle exception events
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530633 * @errors: HBA errors
Sujit Reddy Thummae8e7f272014-05-26 10:59:15 +0530634 * @uic_error: UFS interconnect layer error status
635 * @saved_err: sticky error mask
636 * @saved_uic_err: sticky UIC error mask
Can Guo46c09122019-11-25 22:53:33 -0800637 * @silence_err_logs: flag to silence error logs
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530638 * @dev_cmd: ufs device management command information
Yaniv Gardicad2e032015-03-31 17:37:14 +0300639 * @last_dme_cmd_tstamp: time stamp of the last completed DME command
Sujit Reddy Thumma66ec6d52013-07-30 00:35:59 +0530640 * @auto_bkops_enabled: to track whether bkops is enabled in device
Sujit Reddy Thummaaa497612014-09-25 15:32:22 +0300641 * @vreg_info: UFS device voltage regulator information
Sujit Reddy Thummac6e79da2014-09-25 15:32:23 +0300642 * @clk_list_head: UFS host controller clocks list node head
Dolev Raviv7eb584d2014-09-25 15:32:31 +0300643 * @pwr_info: holds current power mode
644 * @max_pwr_info: keeps the device max valid pwm
Potomski, MichalXa4b0e8a2017-02-23 09:05:30 +0000645 * @desc_size: descriptor sizes reported by device
Yaniv Gardiafdfff52016-03-10 17:37:15 +0200646 * @urgent_bkops_lvl: keeps track of urgent bkops level for device
647 * @is_urgent_bkops_lvl_checked: keeps track if the urgent bkops level for
648 * device is known or not.
Subhash Jadavani38135532018-05-03 16:37:18 +0530649 * @scsi_block_reqs_cnt: reference counting for scsi block requests
Satya Tangirala4bac1102019-10-24 14:44:27 -0700650 * @crypto_capabilities: Content of crypto capabilities register (0x100)
651 * @crypto_cap_array: Array of crypto capabilities
652 * @crypto_cfg_register: Start of the crypto cfg array
Satya Tangirala4bac1102019-10-24 14:44:27 -0700653 * @ksm: the keyslot manager tied to this hba
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530654 */
655struct ufs_hba {
656 void __iomem *mmio_base;
657
658 /* Virtual memory reference */
659 struct utp_transfer_cmd_desc *ucdl_base_addr;
660 struct utp_transfer_req_desc *utrdl_base_addr;
661 struct utp_task_req_desc *utmrdl_base_addr;
662
663 /* DMA memory reference */
664 dma_addr_t ucdl_dma_addr;
665 dma_addr_t utrdl_dma_addr;
666 dma_addr_t utmrdl_dma_addr;
667
668 struct Scsi_Host *host;
669 struct device *dev;
Bart Van Assche7252a362019-12-09 10:13:08 -0800670 struct request_queue *cmd_queue;
Subhash Jadavani2a8fa602014-09-25 15:32:28 +0300671 /*
672 * This field is to keep a reference to "scsi_device" corresponding to
673 * "UFS device" W-LU.
674 */
675 struct scsi_device *sdev_ufs_device;
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530676
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300677 enum ufs_dev_pwr_mode curr_dev_pwr_mode;
678 enum uic_link_state uic_link_state;
679 /* Desired UFS power management level during runtime PM */
680 enum ufs_pm_level rpm_lvl;
681 /* Desired UFS power management level during system PM */
682 enum ufs_pm_level spm_lvl;
subhashj@codeaurora.org09690d52016-12-22 18:41:00 -0800683 struct device_attribute rpm_lvl_attr;
684 struct device_attribute spm_lvl_attr;
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300685 int pm_op_in_progress;
686
Adrian Hunterad448372018-03-20 15:07:38 +0200687 /* Auto-Hibernate Idle Timer register value */
688 u32 ahit;
689
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530690 struct ufshcd_lrb *lrb;
691
692 unsigned long outstanding_tasks;
693 unsigned long outstanding_reqs;
694
695 u32 capabilities;
696 int nutrs;
697 int nutmrs;
698 u32 ufs_version;
Arnd Bergmann176eb922019-03-04 20:39:11 +0100699 const struct ufs_hba_variant_ops *vops;
Stanley Chu90b84912020-05-09 17:37:13 +0800700 struct ufs_hba_variant_params *vps;
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +0300701 void *priv;
Eric Biggers8de80df2020-02-24 14:37:12 -0800702 size_t sg_entry_size;
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530703 unsigned int irq;
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300704 bool is_irq_enabled;
Subhash Jadavani9e1e8a72018-10-16 14:29:41 +0530705 enum ufs_ref_clk_freq dev_ref_clk_freq;
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530706
Yaniv Gardicad2e032015-03-31 17:37:14 +0300707 unsigned int quirks; /* Deviations from standard UFSHCI spec. */
Seungwon Jeon6ccf44fe2013-06-26 22:39:29 +0530708
Yaniv Gardic58ab7a2016-03-10 17:37:10 +0200709 /* Device deviations from standard UFS device spec. */
710 unsigned int dev_quirks;
711
Bart Van Assche69a6c262019-12-09 10:13:09 -0800712 struct blk_mq_tag_set tmf_tag_set;
713 struct request_queue *tmf_queue;
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530714
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300715 struct uic_command *active_uic_cmd;
716 struct mutex uic_cmd_mutex;
717 struct completion *uic_async_done;
Seungwon Jeon53b3d9c2013-08-31 21:40:22 +0530718
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530719 u32 ufshcd_state;
Sujit Reddy Thumma3441da72014-05-26 10:59:14 +0530720 u32 eh_flags;
Seungwon Jeon2fbd0092013-06-26 22:39:27 +0530721 u32 intr_mask;
Sujit Reddy Thumma66ec6d52013-07-30 00:35:59 +0530722 u16 ee_ctrl_mask;
Sujit Reddy Thumma1d337ec2014-09-25 15:32:26 +0300723 bool is_powered;
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530724
725 /* Work Queues */
Sujit Reddy Thummae8e7f272014-05-26 10:59:15 +0530726 struct work_struct eh_work;
Sujit Reddy Thumma66ec6d52013-07-30 00:35:59 +0530727 struct work_struct eeh_work;
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530728
729 /* HBA Errors */
730 u32 errors;
Sujit Reddy Thummae8e7f272014-05-26 10:59:15 +0530731 u32 uic_error;
732 u32 saved_err;
733 u32 saved_uic_err;
Dolev Ravivff8e20c2016-12-22 18:42:18 -0800734 struct ufs_stats ufs_stats;
Can Guo46c09122019-11-25 22:53:33 -0800735 bool silence_err_logs;
Sujit Reddy Thumma5a0b0cb2013-07-30 00:35:57 +0530736
737 /* Device management request data */
738 struct ufs_dev_cmd dev_cmd;
Yaniv Gardicad2e032015-03-31 17:37:14 +0300739 ktime_t last_dme_cmd_tstamp;
Sujit Reddy Thumma66ec6d52013-07-30 00:35:59 +0530740
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300741 /* Keeps information of the UFS device connected to this host */
742 struct ufs_dev_info dev_info;
Sujit Reddy Thumma66ec6d52013-07-30 00:35:59 +0530743 bool auto_bkops_enabled;
Sujit Reddy Thummaaa497612014-09-25 15:32:22 +0300744 struct ufs_vreg_info vreg_info;
Sujit Reddy Thummac6e79da2014-09-25 15:32:23 +0300745 struct list_head clk_list_head;
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300746
747 bool wlun_dev_clr_ua;
Dolev Raviv7eb584d2014-09-25 15:32:31 +0300748
Gilad Broner7fabb772017-02-03 16:56:50 -0800749 /* Number of requests aborts */
750 int req_abort_count;
751
Yaniv Gardi54b879b2016-03-10 17:37:05 +0200752 /* Number of lanes available (1 or 2) for Rx/Tx */
753 u32 lanes_per_direction;
Dolev Raviv7eb584d2014-09-25 15:32:31 +0300754 struct ufs_pa_layer_attr pwr_info;
755 struct ufs_pwr_mode_info max_pwr_info;
Sahitya Tummala1ab27c92014-09-25 15:32:32 +0300756
757 struct ufs_clk_gating clk_gating;
758 /* Control to enable/disable host capabilities */
759 u32 caps;
Sahitya Tummala856b3482014-09-25 15:32:34 +0300760
761 struct devfreq *devfreq;
762 struct ufs_clk_scaling clk_scaling;
Dolev Ravive7850602014-09-25 15:32:36 +0300763 bool is_sys_suspended;
Yaniv Gardiafdfff52016-03-10 17:37:15 +0200764
765 enum bkops_status urgent_bkops_lvl;
766 bool is_urgent_bkops_lvl_checked;
subhashj@codeaurora.orga3cd5ec2017-02-03 16:57:02 -0800767
768 struct rw_semaphore clk_scaling_lock;
Potomski, MichalXa4b0e8a2017-02-23 09:05:30 +0000769 struct ufs_desc_size desc_size;
Subhash Jadavani38135532018-05-03 16:37:18 +0530770 atomic_t scsi_block_reqs_cnt;
Avri Altmandf032bf2018-10-07 17:30:35 +0300771
772 struct device bsg_dev;
773 struct request_queue *bsg_queue;
Asutosh Das3d17b9b2020-04-22 14:41:42 -0700774 bool wb_buf_flush_enabled;
775 bool wb_enabled;
Stanley Chu51dd9052020-05-22 16:32:12 +0800776 struct delayed_work rpm_dev_flush_recheck_work;
Satya Tangirala4bac1102019-10-24 14:44:27 -0700777
778#ifdef CONFIG_SCSI_UFS_CRYPTO
Satya Tangirala4bac1102019-10-24 14:44:27 -0700779 union ufs_crypto_capabilities crypto_capabilities;
780 union ufs_crypto_cap_entry *crypto_cap_array;
781 u32 crypto_cfg_register;
Satya Tangiralac2b86b72020-06-16 14:33:37 -0700782 struct blk_keyslot_manager ksm;
783#endif
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530784};
785
Sahitya Tummala1ab27c92014-09-25 15:32:32 +0300786/* Returns true if clocks can be gated. Otherwise false */
787static inline bool ufshcd_is_clkgating_allowed(struct ufs_hba *hba)
788{
789 return hba->caps & UFSHCD_CAP_CLK_GATING;
790}
791static inline bool ufshcd_can_hibern8_during_gating(struct ufs_hba *hba)
792{
793 return hba->caps & UFSHCD_CAP_HIBERN8_WITH_CLK_GATING;
794}
Sahitya Tummalafcb0c4b2016-12-22 18:40:50 -0800795static inline int ufshcd_is_clkscaling_supported(struct ufs_hba *hba)
Sahitya Tummala856b3482014-09-25 15:32:34 +0300796{
797 return hba->caps & UFSHCD_CAP_CLK_SCALING;
798}
Subhash Jadavani374a2462014-09-25 15:32:35 +0300799static inline bool ufshcd_can_autobkops_during_suspend(struct ufs_hba *hba)
800{
801 return hba->caps & UFSHCD_CAP_AUTO_BKOPS_SUSPEND;
802}
Stanley Chua30de0e2019-09-16 23:56:50 +0800803static inline bool ufshcd_is_rpm_autosuspend_allowed(struct ufs_hba *hba)
804{
805 return hba->caps & UFSHCD_CAP_RPM_AUTOSUSPEND;
806}
Subhash Jadavani374a2462014-09-25 15:32:35 +0300807
Yaniv Gardib8521902015-05-17 18:54:57 +0300808static inline bool ufshcd_is_intr_aggr_allowed(struct ufs_hba *hba)
809{
Joao Pinto4b9ffb52016-05-11 12:21:30 +0100810/* DWC UFS Core has the Interrupt aggregation feature but is not detectable*/
811#ifndef CONFIG_SCSI_UFS_DWC
Yaniv Gardib8521902015-05-17 18:54:57 +0300812 if ((hba->caps & UFSHCD_CAP_INTR_AGGR) &&
813 !(hba->quirks & UFSHCD_QUIRK_BROKEN_INTR_AGGR))
814 return true;
815 else
816 return false;
Joao Pinto4b9ffb52016-05-11 12:21:30 +0100817#else
818return true;
819#endif
Yaniv Gardib8521902015-05-17 18:54:57 +0300820}
821
Stanley Chuee5f1042019-05-21 14:44:52 +0800822static inline bool ufshcd_is_auto_hibern8_supported(struct ufs_hba *hba)
823{
824 return (hba->capabilities & MASK_AUTO_HIBERN8_SUPPORT);
825}
826
Stanley Chu5a244e02020-01-29 18:52:50 +0800827static inline bool ufshcd_is_auto_hibern8_enabled(struct ufs_hba *hba)
828{
829 return FIELD_GET(UFSHCI_AHIBERN8_TIMER_MASK, hba->ahit) ? true : false;
830}
831
Asutosh Das3d17b9b2020-04-22 14:41:42 -0700832static inline bool ufshcd_is_wb_allowed(struct ufs_hba *hba)
833{
834 return hba->caps & UFSHCD_CAP_WB_EN;
835}
836
Seungwon Jeonb873a2752013-06-26 22:39:26 +0530837#define ufshcd_writel(hba, val, reg) \
838 writel((val), (hba)->mmio_base + (reg))
839#define ufshcd_readl(hba, reg) \
840 readl((hba)->mmio_base + (reg))
841
Dolev Ravive7850602014-09-25 15:32:36 +0300842/**
843 * ufshcd_rmwl - read modify write into a register
844 * @hba - per adapter instance
845 * @mask - mask to apply on read value
846 * @val - actual value to write
847 * @reg - register address
848 */
849static inline void ufshcd_rmwl(struct ufs_hba *hba, u32 mask, u32 val, u32 reg)
850{
851 u32 tmp;
852
853 tmp = ufshcd_readl(hba, reg);
854 tmp &= ~mask;
855 tmp |= (val & mask);
856 ufshcd_writel(hba, tmp, reg);
857}
858
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +0300859int ufshcd_alloc_host(struct device *, struct ufs_hba **);
Yaniv Gardi47555a52015-10-28 13:15:49 +0200860void ufshcd_dealloc_host(struct ufs_hba *);
Stanley Chu9d19bf7a2020-01-17 11:51:07 +0800861int ufshcd_hba_enable(struct ufs_hba *hba);
Sujit Reddy Thumma5c0c28a2014-09-25 15:32:21 +0300862int ufshcd_init(struct ufs_hba * , void __iomem * , unsigned int);
Stanley Chu087c5ef2020-03-27 17:53:28 +0800863int ufshcd_link_recovery(struct ufs_hba *hba);
Stanley Chu9d19bf7a2020-01-17 11:51:07 +0800864int ufshcd_make_hba_operational(struct ufs_hba *hba);
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530865void ufshcd_remove(struct ufs_hba *);
Stanley Chu9d19bf7a2020-01-17 11:51:07 +0800866int ufshcd_uic_hibern8_exit(struct ufs_hba *hba);
Stanley Chu5c955c12020-03-18 18:40:12 +0800867void ufshcd_delay_us(unsigned long us, unsigned long tolerance);
Yaniv Gardi596585a2016-03-10 17:37:08 +0200868int ufshcd_wait_for_register(struct ufs_hba *hba, u32 reg, u32 mask,
869 u32 val, unsigned long interval_us,
Bart Van Assche5cac1092020-05-07 15:27:50 -0700870 unsigned long timeout_ms);
Subhash Jadavani9e1e8a72018-10-16 14:29:41 +0530871void ufshcd_parse_dev_ref_clk_freq(struct ufs_hba *hba, struct clk *refclk);
Stanley Chua5fe372d2020-01-04 22:26:07 +0800872void ufshcd_update_reg_hist(struct ufs_err_reg_hist *reg_hist,
873 u32 reg);
Vinayak Holikattie0eca632013-02-25 21:44:33 +0530874
Dolev Raviv68078d52013-07-30 00:35:58 +0530875static inline void check_upiu_size(void)
876{
877 BUILD_BUG_ON(ALIGNED_UPIU_SIZE <
878 GENERAL_UPIU_REQUEST_SIZE + QUERY_DESC_MAX_SIZE);
879}
880
Yaniv Gardi1ce58982015-10-28 13:15:47 +0200881/**
882 * ufshcd_set_variant - set variant specific data to the hba
883 * @hba - per adapter instance
884 * @variant - pointer to variant specific data
885 */
886static inline void ufshcd_set_variant(struct ufs_hba *hba, void *variant)
887{
888 BUG_ON(!hba);
889 hba->priv = variant;
890}
891
892/**
893 * ufshcd_get_variant - get variant specific data from the hba
894 * @hba - per adapter instance
895 */
896static inline void *ufshcd_get_variant(struct ufs_hba *hba)
897{
898 BUG_ON(!hba);
899 return hba->priv;
900}
subhashj@codeaurora.org4e768e72016-12-22 18:41:22 -0800901static inline bool ufshcd_keep_autobkops_enabled_except_suspend(
902 struct ufs_hba *hba)
903{
904 return hba->caps & UFSHCD_CAP_KEEP_AUTO_BKOPS_ENABLED_EXCEPT_SUSPEND;
905}
Yaniv Gardi1ce58982015-10-28 13:15:47 +0200906
Stanley Chue31011a2020-05-22 16:32:11 +0800907static inline u8 ufshcd_wb_get_query_index(struct ufs_hba *hba)
Stanley Chu6f8d5a62020-05-08 16:01:13 +0800908{
909 if (hba->dev_info.b_wb_buffer_type == WB_BUF_MODE_LU_DEDICATED)
910 return hba->dev_info.wb_dedicated_lu;
911 return 0;
912}
913
Sujit Reddy Thumma66ec6d52013-07-30 00:35:59 +0530914extern int ufshcd_runtime_suspend(struct ufs_hba *hba);
915extern int ufshcd_runtime_resume(struct ufs_hba *hba);
916extern int ufshcd_runtime_idle(struct ufs_hba *hba);
Subhash Jadavani57d104c2014-09-25 15:32:30 +0300917extern int ufshcd_system_suspend(struct ufs_hba *hba);
918extern int ufshcd_system_resume(struct ufs_hba *hba);
919extern int ufshcd_shutdown(struct ufs_hba *hba);
Seungwon Jeon12b4fdb2013-08-31 21:40:21 +0530920extern int ufshcd_dme_set_attr(struct ufs_hba *hba, u32 attr_sel,
921 u8 attr_set, u32 mib_val, u8 peer);
922extern int ufshcd_dme_get_attr(struct ufs_hba *hba, u32 attr_sel,
923 u32 *mib_val, u8 peer);
Alim Akhtar0d846e72018-05-06 15:44:18 +0530924extern int ufshcd_config_pwr_mode(struct ufs_hba *hba,
925 struct ufs_pa_layer_attr *desired_pwr_mode);
Seungwon Jeon12b4fdb2013-08-31 21:40:21 +0530926
927/* UIC command interfaces for DME primitives */
928#define DME_LOCAL 0
929#define DME_PEER 1
930#define ATTR_SET_NOR 0 /* NORMAL */
931#define ATTR_SET_ST 1 /* STATIC */
932
933static inline int ufshcd_dme_set(struct ufs_hba *hba, u32 attr_sel,
934 u32 mib_val)
935{
936 return ufshcd_dme_set_attr(hba, attr_sel, ATTR_SET_NOR,
937 mib_val, DME_LOCAL);
938}
939
940static inline int ufshcd_dme_st_set(struct ufs_hba *hba, u32 attr_sel,
941 u32 mib_val)
942{
943 return ufshcd_dme_set_attr(hba, attr_sel, ATTR_SET_ST,
944 mib_val, DME_LOCAL);
945}
946
947static inline int ufshcd_dme_peer_set(struct ufs_hba *hba, u32 attr_sel,
948 u32 mib_val)
949{
950 return ufshcd_dme_set_attr(hba, attr_sel, ATTR_SET_NOR,
951 mib_val, DME_PEER);
952}
953
954static inline int ufshcd_dme_peer_st_set(struct ufs_hba *hba, u32 attr_sel,
955 u32 mib_val)
956{
957 return ufshcd_dme_set_attr(hba, attr_sel, ATTR_SET_ST,
958 mib_val, DME_PEER);
959}
960
961static inline int ufshcd_dme_get(struct ufs_hba *hba,
962 u32 attr_sel, u32 *mib_val)
963{
964 return ufshcd_dme_get_attr(hba, attr_sel, mib_val, DME_LOCAL);
965}
966
967static inline int ufshcd_dme_peer_get(struct ufs_hba *hba,
968 u32 attr_sel, u32 *mib_val)
969{
970 return ufshcd_dme_get_attr(hba, attr_sel, mib_val, DME_PEER);
971}
972
Yaniv Gardif37aabc2016-03-10 17:37:20 +0200973static inline bool ufshcd_is_hs_mode(struct ufs_pa_layer_attr *pwr_info)
974{
975 return (pwr_info->pwr_rx == FAST_MODE ||
976 pwr_info->pwr_rx == FASTAUTO_MODE) &&
977 (pwr_info->pwr_tx == FAST_MODE ||
978 pwr_info->pwr_tx == FASTAUTO_MODE);
979}
980
Stanley Chu984eaac2020-02-07 15:03:57 +0800981static inline int ufshcd_disable_host_tx_lcc(struct ufs_hba *hba)
982{
983 return ufshcd_dme_set(hba, UIC_ARG_MIB(PA_LOCAL_TX_LCC_ENABLE), 0);
984}
985
Yaniv Gardidc3c8d32016-02-01 15:02:46 +0200986/* Expose Query-Request API */
Stanislav Nijnikov2238d312018-02-15 14:14:07 +0200987int ufshcd_query_descriptor_retry(struct ufs_hba *hba,
988 enum query_opcode opcode,
989 enum desc_idn idn, u8 index,
990 u8 selector,
991 u8 *desc_buf, int *buf_len);
Stanislav Nijnikov45bced82018-02-15 14:14:02 +0200992int ufshcd_read_desc_param(struct ufs_hba *hba,
993 enum desc_idn desc_id,
994 int desc_index,
995 u8 param_offset,
996 u8 *param_read_buf,
997 u8 param_size);
Stanislav Nijnikovec92b592018-02-15 14:14:11 +0200998int ufshcd_query_attr(struct ufs_hba *hba, enum query_opcode opcode,
999 enum attr_idn idn, u8 index, u8 selector, u32 *attr_val);
Yaniv Gardidc3c8d32016-02-01 15:02:46 +02001000int ufshcd_query_flag(struct ufs_hba *hba, enum query_opcode opcode,
Stanley Chu1f34eed2020-05-08 16:01:12 +08001001 enum flag_idn idn, u8 index, bool *flag_res);
Tomas Winkler4b828fe2019-07-30 08:55:17 +03001002
Can Guo71d848b2019-11-14 22:09:26 -08001003void ufshcd_auto_hibern8_enable(struct ufs_hba *hba);
Stanley Chuba7af5e2019-12-30 13:32:28 +08001004void ufshcd_auto_hibern8_update(struct ufs_hba *hba, u32 ahit);
Stanley Chu8db269a2020-05-08 16:01:10 +08001005void ufshcd_fixup_dev_quirks(struct ufs_hba *hba, struct ufs_dev_fix *fixups);
Tomas Winkler4b828fe2019-07-30 08:55:17 +03001006#define SD_ASCII_STD true
1007#define SD_RAW false
1008int ufshcd_read_string_desc(struct ufs_hba *hba, u8 desc_index,
1009 u8 **buf, bool ascii);
Stanislav Nijnikov2238d312018-02-15 14:14:07 +02001010
Sahitya Tummala1ab27c92014-09-25 15:32:32 +03001011int ufshcd_hold(struct ufs_hba *hba, bool async);
1012void ufshcd_release(struct ufs_hba *hba);
Potomski, MichalXa4b0e8a2017-02-23 09:05:30 +00001013
1014int ufshcd_map_desc_id_to_length(struct ufs_hba *hba, enum desc_idn desc_id,
1015 int *desc_length);
1016
Yaniv Gardi37113102016-03-10 17:37:16 +02001017u32 ufshcd_get_local_unipro_ver(struct ufs_hba *hba);
Yaniv Gardi0263bcd2015-10-28 13:15:48 +02001018
Avri Altmane77044c52018-10-07 17:30:39 +03001019int ufshcd_send_uic_cmd(struct ufs_hba *hba, struct uic_command *uic_cmd);
1020
Avri Altman5e0a86e2018-10-07 17:30:37 +03001021int ufshcd_exec_raw_upiu_cmd(struct ufs_hba *hba,
1022 struct utp_upiu_req *req_upiu,
1023 struct utp_upiu_req *rsp_upiu,
1024 int msgcode,
1025 u8 *desc_buff, int *buff_len,
1026 enum query_opcode desc_op);
1027
Yaniv Gardi0263bcd2015-10-28 13:15:48 +02001028/* Wrapper functions for safely calling variant operations */
1029static inline const char *ufshcd_get_var_name(struct ufs_hba *hba)
1030{
1031 if (hba->vops)
1032 return hba->vops->name;
1033 return "";
1034}
1035
1036static inline int ufshcd_vops_init(struct ufs_hba *hba)
1037{
1038 if (hba->vops && hba->vops->init)
1039 return hba->vops->init(hba);
1040
1041 return 0;
1042}
1043
1044static inline void ufshcd_vops_exit(struct ufs_hba *hba)
1045{
1046 if (hba->vops && hba->vops->exit)
1047 return hba->vops->exit(hba);
1048}
1049
1050static inline u32 ufshcd_vops_get_ufs_hci_version(struct ufs_hba *hba)
1051{
1052 if (hba->vops && hba->vops->get_ufs_hci_version)
1053 return hba->vops->get_ufs_hci_version(hba);
1054
1055 return ufshcd_readl(hba, REG_UFS_VERSION);
1056}
1057
Yaniv Gardif06fcc72015-10-28 13:15:51 +02001058static inline int ufshcd_vops_clk_scale_notify(struct ufs_hba *hba,
1059 bool up, enum ufs_notify_change_status status)
Yaniv Gardi0263bcd2015-10-28 13:15:48 +02001060{
1061 if (hba->vops && hba->vops->clk_scale_notify)
Yaniv Gardif06fcc72015-10-28 13:15:51 +02001062 return hba->vops->clk_scale_notify(hba, up, status);
1063 return 0;
Yaniv Gardi0263bcd2015-10-28 13:15:48 +02001064}
1065
Subhash Jadavani1e879e82016-10-06 21:48:22 -07001066static inline int ufshcd_vops_setup_clocks(struct ufs_hba *hba, bool on,
1067 enum ufs_notify_change_status status)
Yaniv Gardi0263bcd2015-10-28 13:15:48 +02001068{
1069 if (hba->vops && hba->vops->setup_clocks)
Subhash Jadavani1e879e82016-10-06 21:48:22 -07001070 return hba->vops->setup_clocks(hba, on, status);
Yaniv Gardi0263bcd2015-10-28 13:15:48 +02001071 return 0;
1072}
1073
1074static inline int ufshcd_vops_setup_regulators(struct ufs_hba *hba, bool status)
1075{
1076 if (hba->vops && hba->vops->setup_regulators)
1077 return hba->vops->setup_regulators(hba, status);
1078
1079 return 0;
1080}
1081
1082static inline int ufshcd_vops_hce_enable_notify(struct ufs_hba *hba,
1083 bool status)
1084{
1085 if (hba->vops && hba->vops->hce_enable_notify)
1086 return hba->vops->hce_enable_notify(hba, status);
1087
1088 return 0;
1089}
1090static inline int ufshcd_vops_link_startup_notify(struct ufs_hba *hba,
1091 bool status)
1092{
1093 if (hba->vops && hba->vops->link_startup_notify)
1094 return hba->vops->link_startup_notify(hba, status);
1095
1096 return 0;
1097}
1098
1099static inline int ufshcd_vops_pwr_change_notify(struct ufs_hba *hba,
1100 bool status,
1101 struct ufs_pa_layer_attr *dev_max_params,
1102 struct ufs_pa_layer_attr *dev_req_params)
1103{
1104 if (hba->vops && hba->vops->pwr_change_notify)
1105 return hba->vops->pwr_change_notify(hba, status,
1106 dev_max_params, dev_req_params);
1107
1108 return -ENOTSUPP;
1109}
1110
Kiwoong Kim0e675ef2016-11-10 21:14:36 +09001111static inline void ufshcd_vops_setup_xfer_req(struct ufs_hba *hba, int tag,
1112 bool is_scsi_cmd)
1113{
1114 if (hba->vops && hba->vops->setup_xfer_req)
1115 return hba->vops->setup_xfer_req(hba, tag, is_scsi_cmd);
1116}
1117
Kiwoong Kimd2877be2016-11-10 21:16:15 +09001118static inline void ufshcd_vops_setup_task_mgmt(struct ufs_hba *hba,
1119 int tag, u8 tm_function)
1120{
1121 if (hba->vops && hba->vops->setup_task_mgmt)
1122 return hba->vops->setup_task_mgmt(hba, tag, tm_function);
1123}
1124
Kiwoong Kimee32c902016-11-10 21:17:43 +09001125static inline void ufshcd_vops_hibern8_notify(struct ufs_hba *hba,
1126 enum uic_cmd_dme cmd,
1127 enum ufs_notify_change_status status)
1128{
1129 if (hba->vops && hba->vops->hibern8_notify)
1130 return hba->vops->hibern8_notify(hba, cmd, status);
1131}
1132
Subhash Jadavani56d4a182016-12-05 19:25:32 -08001133static inline int ufshcd_vops_apply_dev_quirks(struct ufs_hba *hba)
1134{
1135 if (hba->vops && hba->vops->apply_dev_quirks)
1136 return hba->vops->apply_dev_quirks(hba);
1137 return 0;
1138}
1139
Stanley Chuc28c00b2020-05-08 16:01:09 +08001140static inline void ufshcd_vops_fixup_dev_quirks(struct ufs_hba *hba)
1141{
1142 if (hba->vops && hba->vops->fixup_dev_quirks)
1143 hba->vops->fixup_dev_quirks(hba);
1144}
1145
Yaniv Gardi0263bcd2015-10-28 13:15:48 +02001146static inline int ufshcd_vops_suspend(struct ufs_hba *hba, enum ufs_pm_op op)
1147{
1148 if (hba->vops && hba->vops->suspend)
1149 return hba->vops->suspend(hba, op);
1150
1151 return 0;
1152}
1153
1154static inline int ufshcd_vops_resume(struct ufs_hba *hba, enum ufs_pm_op op)
1155{
1156 if (hba->vops && hba->vops->resume)
1157 return hba->vops->resume(hba, op);
1158
1159 return 0;
1160}
1161
Yaniv Gardi6e3fd442015-10-28 13:15:50 +02001162static inline void ufshcd_vops_dbg_register_dump(struct ufs_hba *hba)
1163{
1164 if (hba->vops && hba->vops->dbg_register_dump)
1165 hba->vops->dbg_register_dump(hba);
1166}
1167
Bjorn Anderssond8d9f792019-08-28 12:17:54 -07001168static inline void ufshcd_vops_device_reset(struct ufs_hba *hba)
1169{
Stanley Chua5fe372d2020-01-04 22:26:07 +08001170 if (hba->vops && hba->vops->device_reset) {
Bjorn Anderssond8d9f792019-08-28 12:17:54 -07001171 hba->vops->device_reset(hba);
Stanley Chu1764fa22020-03-27 17:58:35 +08001172 ufshcd_set_ufs_dev_active(hba);
Stanley Chua5fe372d2020-01-04 22:26:07 +08001173 ufshcd_update_reg_hist(&hba->ufs_stats.dev_reset, 0);
1174 }
Bjorn Anderssond8d9f792019-08-28 12:17:54 -07001175}
1176
Asutosh Das2c75f9a2020-03-25 11:29:01 -07001177static inline void ufshcd_vops_config_scaling_param(struct ufs_hba *hba,
1178 struct devfreq_dev_profile
1179 *profile, void *data)
1180{
1181 if (hba->vops && hba->vops->config_scaling_param)
1182 hba->vops->config_scaling_param(hba, profile, data);
1183}
1184
Stanislav Nijnikovcbb68132018-02-15 14:14:01 +02001185extern struct ufs_pm_lvl_states ufs_pm_lvl_states[];
1186
Stanislav Nijnikovd829fc82018-02-15 14:14:09 +02001187/*
1188 * ufshcd_scsi_to_upiu_lun - maps scsi LUN to UPIU LUN
1189 * @scsi_lun: scsi LUN id
1190 *
1191 * Returns UPIU LUN id
1192 */
1193static inline u8 ufshcd_scsi_to_upiu_lun(unsigned int scsi_lun)
1194{
1195 if (scsi_is_wlun(scsi_lun))
1196 return (scsi_lun & UFS_UPIU_MAX_UNIT_NUM_ID)
1197 | UFS_UPIU_WLUN_ID;
1198 else
1199 return scsi_lun & UFS_UPIU_MAX_UNIT_NUM_ID;
1200}
1201
Tomas Winklerba809172018-06-14 11:14:09 +03001202int ufshcd_dump_regs(struct ufs_hba *hba, size_t offset, size_t len,
1203 const char *prefix);
Greg Kroah-Hartman4f920402020-02-03 14:11:50 +00001204int ufshcd_uic_hibern8_enter(struct ufs_hba *hba);
1205int ufshcd_uic_hibern8_exit(struct ufs_hba *hba);
Vinayak Holikattie0eca632013-02-25 21:44:33 +05301206#endif /* End of Header */