blob: f27c83668d101abd4ed66f07c4d18196b2347638 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001#ifndef _ASM_GENERIC_PGTABLE_H
2#define _ASM_GENERIC_PGTABLE_H
3
Rusty Russell673eae82006-09-25 23:32:29 -07004#ifndef __ASSEMBLY__
Greg Ungerer95352392007-08-10 13:01:20 -07005#ifdef CONFIG_MMU
Rusty Russell673eae82006-09-25 23:32:29 -07006
Ben Hutchingsfbd71842011-02-27 05:41:35 +00007#include <linux/mm_types.h>
Paul Gortmaker187f1882011-11-23 20:12:59 -05008#include <linux/bug.h>
Ben Hutchingsfbd71842011-02-27 05:41:35 +00009
Linus Torvalds1da177e2005-04-16 15:20:36 -070010#ifndef __HAVE_ARCH_PTEP_SET_ACCESS_FLAGS
Andrea Arcangelie2cda322011-01-13 15:46:40 -080011extern int ptep_set_access_flags(struct vm_area_struct *vma,
12 unsigned long address, pte_t *ptep,
13 pte_t entry, int dirty);
14#endif
15
16#ifndef __HAVE_ARCH_PMDP_SET_ACCESS_FLAGS
17extern int pmdp_set_access_flags(struct vm_area_struct *vma,
18 unsigned long address, pmd_t *pmdp,
19 pmd_t entry, int dirty);
Linus Torvalds1da177e2005-04-16 15:20:36 -070020#endif
21
22#ifndef __HAVE_ARCH_PTEP_TEST_AND_CLEAR_YOUNG
Andrea Arcangelie2cda322011-01-13 15:46:40 -080023static inline int ptep_test_and_clear_young(struct vm_area_struct *vma,
24 unsigned long address,
25 pte_t *ptep)
26{
27 pte_t pte = *ptep;
28 int r = 1;
29 if (!pte_young(pte))
30 r = 0;
31 else
32 set_pte_at(vma->vm_mm, address, ptep, pte_mkold(pte));
33 return r;
34}
35#endif
36
37#ifndef __HAVE_ARCH_PMDP_TEST_AND_CLEAR_YOUNG
38#ifdef CONFIG_TRANSPARENT_HUGEPAGE
39static inline int pmdp_test_and_clear_young(struct vm_area_struct *vma,
40 unsigned long address,
41 pmd_t *pmdp)
42{
43 pmd_t pmd = *pmdp;
44 int r = 1;
45 if (!pmd_young(pmd))
46 r = 0;
47 else
48 set_pmd_at(vma->vm_mm, address, pmdp, pmd_mkold(pmd));
49 return r;
50}
51#else /* CONFIG_TRANSPARENT_HUGEPAGE */
52static inline int pmdp_test_and_clear_young(struct vm_area_struct *vma,
53 unsigned long address,
54 pmd_t *pmdp)
55{
56 BUG();
57 return 0;
58}
59#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
Linus Torvalds1da177e2005-04-16 15:20:36 -070060#endif
61
62#ifndef __HAVE_ARCH_PTEP_CLEAR_YOUNG_FLUSH
Andrea Arcangelie2cda322011-01-13 15:46:40 -080063int ptep_clear_flush_young(struct vm_area_struct *vma,
64 unsigned long address, pte_t *ptep);
65#endif
66
67#ifndef __HAVE_ARCH_PMDP_CLEAR_YOUNG_FLUSH
68int pmdp_clear_flush_young(struct vm_area_struct *vma,
69 unsigned long address, pmd_t *pmdp);
Linus Torvalds1da177e2005-04-16 15:20:36 -070070#endif
71
Linus Torvalds1da177e2005-04-16 15:20:36 -070072#ifndef __HAVE_ARCH_PTEP_GET_AND_CLEAR
Andrea Arcangelie2cda322011-01-13 15:46:40 -080073static inline pte_t ptep_get_and_clear(struct mm_struct *mm,
74 unsigned long address,
75 pte_t *ptep)
76{
77 pte_t pte = *ptep;
78 pte_clear(mm, address, ptep);
79 return pte;
80}
81#endif
82
83#ifndef __HAVE_ARCH_PMDP_GET_AND_CLEAR
84#ifdef CONFIG_TRANSPARENT_HUGEPAGE
85static inline pmd_t pmdp_get_and_clear(struct mm_struct *mm,
86 unsigned long address,
87 pmd_t *pmdp)
88{
89 pmd_t pmd = *pmdp;
Catalin Marinas2d28a222012-10-08 16:32:59 -070090 pmd_clear(pmdp);
Andrea Arcangelie2cda322011-01-13 15:46:40 -080091 return pmd;
Nicolas Kaiser49b24d62011-06-15 15:08:34 -070092}
Andrea Arcangelie2cda322011-01-13 15:46:40 -080093#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
Linus Torvalds1da177e2005-04-16 15:20:36 -070094#endif
95
Zachary Amsdena6003882005-09-03 15:55:04 -070096#ifndef __HAVE_ARCH_PTEP_GET_AND_CLEAR_FULL
Andrea Arcangelie2cda322011-01-13 15:46:40 -080097static inline pte_t ptep_get_and_clear_full(struct mm_struct *mm,
98 unsigned long address, pte_t *ptep,
99 int full)
100{
101 pte_t pte;
102 pte = ptep_get_and_clear(mm, address, ptep);
103 return pte;
104}
Zachary Amsdena6003882005-09-03 15:55:04 -0700105#endif
106
Zachary Amsden9888a1c2006-09-30 23:29:31 -0700107/*
108 * Some architectures may be able to avoid expensive synchronization
109 * primitives when modifications are made to PTE's which are already
110 * not present, or in the process of an address space destruction.
111 */
112#ifndef __HAVE_ARCH_PTE_CLEAR_NOT_PRESENT_FULL
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800113static inline void pte_clear_not_present_full(struct mm_struct *mm,
114 unsigned long address,
115 pte_t *ptep,
116 int full)
117{
118 pte_clear(mm, address, ptep);
119}
Zachary Amsdena6003882005-09-03 15:55:04 -0700120#endif
121
Linus Torvalds1da177e2005-04-16 15:20:36 -0700122#ifndef __HAVE_ARCH_PTEP_CLEAR_FLUSH
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800123extern pte_t ptep_clear_flush(struct vm_area_struct *vma,
124 unsigned long address,
125 pte_t *ptep);
126#endif
127
128#ifndef __HAVE_ARCH_PMDP_CLEAR_FLUSH
129extern pmd_t pmdp_clear_flush(struct vm_area_struct *vma,
130 unsigned long address,
131 pmd_t *pmdp);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700132#endif
133
134#ifndef __HAVE_ARCH_PTEP_SET_WRPROTECT
Tim Schmielau8c65b4a2005-11-07 00:59:43 -0800135struct mm_struct;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700136static inline void ptep_set_wrprotect(struct mm_struct *mm, unsigned long address, pte_t *ptep)
137{
138 pte_t old_pte = *ptep;
139 set_pte_at(mm, address, ptep, pte_wrprotect(old_pte));
140}
141#endif
142
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800143#ifndef __HAVE_ARCH_PMDP_SET_WRPROTECT
144#ifdef CONFIG_TRANSPARENT_HUGEPAGE
145static inline void pmdp_set_wrprotect(struct mm_struct *mm,
146 unsigned long address, pmd_t *pmdp)
147{
148 pmd_t old_pmd = *pmdp;
149 set_pmd_at(mm, address, pmdp, pmd_wrprotect(old_pmd));
150}
151#else /* CONFIG_TRANSPARENT_HUGEPAGE */
152static inline void pmdp_set_wrprotect(struct mm_struct *mm,
153 unsigned long address, pmd_t *pmdp)
154{
155 BUG();
156}
157#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
158#endif
159
160#ifndef __HAVE_ARCH_PMDP_SPLITTING_FLUSH
Chris Metcalf73636b12012-03-28 13:59:18 -0400161extern void pmdp_splitting_flush(struct vm_area_struct *vma,
162 unsigned long address, pmd_t *pmdp);
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800163#endif
164
Gerald Schaefere3ebcf642012-10-08 16:30:07 -0700165#ifndef __HAVE_ARCH_PGTABLE_DEPOSIT
166extern void pgtable_trans_huge_deposit(struct mm_struct *mm, pgtable_t pgtable);
167#endif
168
169#ifndef __HAVE_ARCH_PGTABLE_WITHDRAW
170extern pgtable_t pgtable_trans_huge_withdraw(struct mm_struct *mm);
171#endif
172
Gerald Schaefer46dcde72012-10-08 16:30:09 -0700173#ifndef __HAVE_ARCH_PMDP_INVALIDATE
174extern void pmdp_invalidate(struct vm_area_struct *vma, unsigned long address,
175 pmd_t *pmdp);
176#endif
177
Linus Torvalds1da177e2005-04-16 15:20:36 -0700178#ifndef __HAVE_ARCH_PTE_SAME
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800179static inline int pte_same(pte_t pte_a, pte_t pte_b)
180{
181 return pte_val(pte_a) == pte_val(pte_b);
182}
183#endif
184
185#ifndef __HAVE_ARCH_PMD_SAME
186#ifdef CONFIG_TRANSPARENT_HUGEPAGE
187static inline int pmd_same(pmd_t pmd_a, pmd_t pmd_b)
188{
189 return pmd_val(pmd_a) == pmd_val(pmd_b);
190}
191#else /* CONFIG_TRANSPARENT_HUGEPAGE */
192static inline int pmd_same(pmd_t pmd_a, pmd_t pmd_b)
193{
194 BUG();
195 return 0;
196}
197#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700198#endif
199
Martin Schwidefsky2d425522011-05-23 10:24:39 +0200200#ifndef __HAVE_ARCH_PAGE_TEST_AND_CLEAR_DIRTY
201#define page_test_and_clear_dirty(pfn, mapped) (0)
Martin Schwidefsky6c210482007-04-27 16:01:57 +0200202#endif
203
Martin Schwidefsky2d425522011-05-23 10:24:39 +0200204#ifndef __HAVE_ARCH_PAGE_TEST_AND_CLEAR_DIRTY
Abhijit Karmarkarb4955ce2005-06-21 17:15:13 -0700205#define pte_maybe_dirty(pte) pte_dirty(pte)
206#else
207#define pte_maybe_dirty(pte) (1)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700208#endif
209
210#ifndef __HAVE_ARCH_PAGE_TEST_AND_CLEAR_YOUNG
Martin Schwidefsky2d425522011-05-23 10:24:39 +0200211#define page_test_and_clear_young(pfn) (0)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700212#endif
213
214#ifndef __HAVE_ARCH_PGD_OFFSET_GATE
215#define pgd_offset_gate(mm, addr) pgd_offset(mm, addr)
216#endif
217
David S. Miller0b0968a2006-06-01 17:47:25 -0700218#ifndef __HAVE_ARCH_MOVE_PTE
Nick Piggin8b1f3122005-09-27 21:45:18 -0700219#define move_pte(pte, prot, old_addr, new_addr) (pte)
Nick Piggin8b1f3122005-09-27 21:45:18 -0700220#endif
221
Rik van Riel2c3cf552012-10-09 15:31:12 +0200222#ifndef pte_accessible
223# define pte_accessible(pte) ((void)(pte),1)
224#endif
225
Shaohua Li61c77322010-08-16 09:16:55 +0800226#ifndef flush_tlb_fix_spurious_fault
227#define flush_tlb_fix_spurious_fault(vma, address) flush_tlb_page(vma, address)
228#endif
229
Paul Mundt0634a632009-06-23 13:51:19 +0200230#ifndef pgprot_noncached
231#define pgprot_noncached(prot) (prot)
232#endif
233
venkatesh.pallipadi@intel.com2520bd32008-12-18 11:41:32 -0800234#ifndef pgprot_writecombine
235#define pgprot_writecombine pgprot_noncached
236#endif
237
Linus Torvalds1da177e2005-04-16 15:20:36 -0700238/*
Hugh Dickins8f6c99c2005-04-19 13:29:17 -0700239 * When walking page tables, get the address of the next boundary,
240 * or the end address of the range if that comes earlier. Although no
241 * vma end wraps to 0, rounded up __boundary may wrap to 0 throughout.
Linus Torvalds1da177e2005-04-16 15:20:36 -0700242 */
243
Linus Torvalds1da177e2005-04-16 15:20:36 -0700244#define pgd_addr_end(addr, end) \
245({ unsigned long __boundary = ((addr) + PGDIR_SIZE) & PGDIR_MASK; \
246 (__boundary - 1 < (end) - 1)? __boundary: (end); \
247})
Linus Torvalds1da177e2005-04-16 15:20:36 -0700248
249#ifndef pud_addr_end
250#define pud_addr_end(addr, end) \
251({ unsigned long __boundary = ((addr) + PUD_SIZE) & PUD_MASK; \
252 (__boundary - 1 < (end) - 1)? __boundary: (end); \
253})
254#endif
255
256#ifndef pmd_addr_end
257#define pmd_addr_end(addr, end) \
258({ unsigned long __boundary = ((addr) + PMD_SIZE) & PMD_MASK; \
259 (__boundary - 1 < (end) - 1)? __boundary: (end); \
260})
261#endif
262
Linus Torvalds1da177e2005-04-16 15:20:36 -0700263/*
264 * When walking page tables, we usually want to skip any p?d_none entries;
265 * and any p?d_bad entries - reporting the error before resetting to none.
266 * Do the tests inline, but report and clear the bad entry in mm/memory.c.
267 */
268void pgd_clear_bad(pgd_t *);
269void pud_clear_bad(pud_t *);
270void pmd_clear_bad(pmd_t *);
271
272static inline int pgd_none_or_clear_bad(pgd_t *pgd)
273{
274 if (pgd_none(*pgd))
275 return 1;
276 if (unlikely(pgd_bad(*pgd))) {
277 pgd_clear_bad(pgd);
278 return 1;
279 }
280 return 0;
281}
282
283static inline int pud_none_or_clear_bad(pud_t *pud)
284{
285 if (pud_none(*pud))
286 return 1;
287 if (unlikely(pud_bad(*pud))) {
288 pud_clear_bad(pud);
289 return 1;
290 }
291 return 0;
292}
293
294static inline int pmd_none_or_clear_bad(pmd_t *pmd)
295{
296 if (pmd_none(*pmd))
297 return 1;
298 if (unlikely(pmd_bad(*pmd))) {
299 pmd_clear_bad(pmd);
300 return 1;
301 }
302 return 0;
303}
Greg Ungerer95352392007-08-10 13:01:20 -0700304
Jeremy Fitzhardinge1ea07042008-06-16 04:30:00 -0700305static inline pte_t __ptep_modify_prot_start(struct mm_struct *mm,
306 unsigned long addr,
307 pte_t *ptep)
308{
309 /*
310 * Get the current pte state, but zero it out to make it
311 * non-present, preventing the hardware from asynchronously
312 * updating it.
313 */
314 return ptep_get_and_clear(mm, addr, ptep);
315}
316
317static inline void __ptep_modify_prot_commit(struct mm_struct *mm,
318 unsigned long addr,
319 pte_t *ptep, pte_t pte)
320{
321 /*
322 * The pte is non-present, so there's no hardware state to
323 * preserve.
324 */
325 set_pte_at(mm, addr, ptep, pte);
326}
327
328#ifndef __HAVE_ARCH_PTEP_MODIFY_PROT_TRANSACTION
329/*
330 * Start a pte protection read-modify-write transaction, which
331 * protects against asynchronous hardware modifications to the pte.
332 * The intention is not to prevent the hardware from making pte
333 * updates, but to prevent any updates it may make from being lost.
334 *
335 * This does not protect against other software modifications of the
336 * pte; the appropriate pte lock must be held over the transation.
337 *
338 * Note that this interface is intended to be batchable, meaning that
339 * ptep_modify_prot_commit may not actually update the pte, but merely
340 * queue the update to be done at some later time. The update must be
341 * actually committed before the pte lock is released, however.
342 */
343static inline pte_t ptep_modify_prot_start(struct mm_struct *mm,
344 unsigned long addr,
345 pte_t *ptep)
346{
347 return __ptep_modify_prot_start(mm, addr, ptep);
348}
349
350/*
351 * Commit an update to a pte, leaving any hardware-controlled bits in
352 * the PTE unmodified.
353 */
354static inline void ptep_modify_prot_commit(struct mm_struct *mm,
355 unsigned long addr,
356 pte_t *ptep, pte_t pte)
357{
358 __ptep_modify_prot_commit(mm, addr, ptep, pte);
359}
360#endif /* __HAVE_ARCH_PTEP_MODIFY_PROT_TRANSACTION */
Sebastian Siewiorfe1a6872008-07-15 22:28:46 +0200361#endif /* CONFIG_MMU */
Jeremy Fitzhardinge1ea07042008-06-16 04:30:00 -0700362
Greg Ungerer95352392007-08-10 13:01:20 -0700363/*
364 * A facility to provide lazy MMU batching. This allows PTE updates and
365 * page invalidations to be delayed until a call to leave lazy MMU mode
366 * is issued. Some architectures may benefit from doing this, and it is
367 * beneficial for both shadow and direct mode hypervisors, which may batch
368 * the PTE updates which happen during this window. Note that using this
369 * interface requires that read hazards be removed from the code. A read
370 * hazard could result in the direct mode hypervisor case, since the actual
371 * write to the page tables may not yet have taken place, so reads though
372 * a raw PTE pointer after it has been modified are not guaranteed to be
373 * up to date. This mode can only be entered and left under the protection of
374 * the page table locks for all page tables which may be modified. In the UP
375 * case, this is required so that preemption is disabled, and in the SMP case,
376 * it must synchronize the delayed page table writes properly on other CPUs.
377 */
378#ifndef __HAVE_ARCH_ENTER_LAZY_MMU_MODE
379#define arch_enter_lazy_mmu_mode() do {} while (0)
380#define arch_leave_lazy_mmu_mode() do {} while (0)
381#define arch_flush_lazy_mmu_mode() do {} while (0)
382#endif
383
384/*
Jeremy Fitzhardinge7fd7d832009-02-17 23:24:03 -0800385 * A facility to provide batching of the reload of page tables and
386 * other process state with the actual context switch code for
387 * paravirtualized guests. By convention, only one of the batched
388 * update (lazy) modes (CPU, MMU) should be active at any given time,
389 * entry should never be nested, and entry and exits should always be
390 * paired. This is for sanity of maintaining and reasoning about the
391 * kernel code. In this case, the exit (end of the context switch) is
392 * in architecture-specific code, and so doesn't need a generic
393 * definition.
Greg Ungerer95352392007-08-10 13:01:20 -0700394 */
Jeremy Fitzhardinge7fd7d832009-02-17 23:24:03 -0800395#ifndef __HAVE_ARCH_START_CONTEXT_SWITCH
Jeremy Fitzhardinge224101e2009-02-18 11:18:57 -0800396#define arch_start_context_switch(prev) do {} while (0)
Greg Ungerer95352392007-08-10 13:01:20 -0700397#endif
398
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800399#ifndef __HAVE_PFNMAP_TRACKING
400/*
Suresh Siddha5180da42012-10-08 16:28:29 -0700401 * Interfaces that can be used by architecture code to keep track of
402 * memory type of pfn mappings specified by the remap_pfn_range,
403 * vm_insert_pfn.
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800404 */
Suresh Siddha5180da42012-10-08 16:28:29 -0700405
406/*
407 * track_pfn_remap is called when a _new_ pfn mapping is being established
408 * by remap_pfn_range() for physical range indicated by pfn and size.
409 */
410static inline int track_pfn_remap(struct vm_area_struct *vma, pgprot_t *prot,
Konstantin Khlebnikovb3b9c292012-10-08 16:28:34 -0700411 unsigned long pfn, unsigned long addr,
412 unsigned long size)
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800413{
414 return 0;
415}
416
417/*
Suresh Siddha5180da42012-10-08 16:28:29 -0700418 * track_pfn_insert is called when a _new_ single pfn is established
419 * by vm_insert_pfn().
420 */
421static inline int track_pfn_insert(struct vm_area_struct *vma, pgprot_t *prot,
422 unsigned long pfn)
423{
424 return 0;
425}
426
427/*
428 * track_pfn_copy is called when vma that is covering the pfnmap gets
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800429 * copied through copy_page_range().
430 */
Suresh Siddha5180da42012-10-08 16:28:29 -0700431static inline int track_pfn_copy(struct vm_area_struct *vma)
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800432{
433 return 0;
434}
435
436/*
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800437 * untrack_pfn_vma is called while unmapping a pfnmap for a region.
438 * untrack can be called for a specific region indicated by pfn and size or
Suresh Siddha5180da42012-10-08 16:28:29 -0700439 * can be for the entire vma (in which case pfn, size are zero).
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800440 */
Suresh Siddha5180da42012-10-08 16:28:29 -0700441static inline void untrack_pfn(struct vm_area_struct *vma,
442 unsigned long pfn, unsigned long size)
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800443{
444}
445#else
Suresh Siddha5180da42012-10-08 16:28:29 -0700446extern int track_pfn_remap(struct vm_area_struct *vma, pgprot_t *prot,
Konstantin Khlebnikovb3b9c292012-10-08 16:28:34 -0700447 unsigned long pfn, unsigned long addr,
448 unsigned long size);
Suresh Siddha5180da42012-10-08 16:28:29 -0700449extern int track_pfn_insert(struct vm_area_struct *vma, pgprot_t *prot,
450 unsigned long pfn);
451extern int track_pfn_copy(struct vm_area_struct *vma);
452extern void untrack_pfn(struct vm_area_struct *vma, unsigned long pfn,
453 unsigned long size);
venkatesh.pallipadi@intel.com34801ba2008-12-19 13:47:29 -0800454#endif
455
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700456#ifdef CONFIG_MMU
457
Andrea Arcangeli5f6e8da2011-01-13 15:46:40 -0800458#ifndef CONFIG_TRANSPARENT_HUGEPAGE
459static inline int pmd_trans_huge(pmd_t pmd)
460{
461 return 0;
462}
463static inline int pmd_trans_splitting(pmd_t pmd)
464{
465 return 0;
466}
Andrea Arcangelie2cda322011-01-13 15:46:40 -0800467#ifndef __HAVE_ARCH_PMD_WRITE
468static inline int pmd_write(pmd_t pmd)
469{
470 BUG();
471 return 0;
472}
473#endif /* __HAVE_ARCH_PMD_WRITE */
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700474#endif /* CONFIG_TRANSPARENT_HUGEPAGE */
475
Andrea Arcangeli26c19172012-05-29 15:06:49 -0700476#ifndef pmd_read_atomic
477static inline pmd_t pmd_read_atomic(pmd_t *pmdp)
478{
479 /*
480 * Depend on compiler for an atomic pmd read. NOTE: this is
481 * only going to work, if the pmdval_t isn't larger than
482 * an unsigned long.
483 */
484 return *pmdp;
485}
486#endif
487
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700488/*
489 * This function is meant to be used by sites walking pagetables with
490 * the mmap_sem hold in read mode to protect against MADV_DONTNEED and
491 * transhuge page faults. MADV_DONTNEED can convert a transhuge pmd
492 * into a null pmd and the transhuge page fault can convert a null pmd
493 * into an hugepmd or into a regular pmd (if the hugepage allocation
494 * fails). While holding the mmap_sem in read mode the pmd becomes
495 * stable and stops changing under us only if it's not null and not a
496 * transhuge pmd. When those races occurs and this function makes a
497 * difference vs the standard pmd_none_or_clear_bad, the result is
498 * undefined so behaving like if the pmd was none is safe (because it
499 * can return none anyway). The compiler level barrier() is critically
500 * important to compute the two checks atomically on the same pmdval.
Andrea Arcangeli26c19172012-05-29 15:06:49 -0700501 *
502 * For 32bit kernels with a 64bit large pmd_t this automatically takes
503 * care of reading the pmd atomically to avoid SMP race conditions
504 * against pmd_populate() when the mmap_sem is hold for reading by the
505 * caller (a special atomic read not done by "gcc" as in the generic
506 * version above, is also needed when THP is disabled because the page
507 * fault can populate the pmd from under us).
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700508 */
509static inline int pmd_none_or_trans_huge_or_clear_bad(pmd_t *pmd)
510{
Andrea Arcangeli26c19172012-05-29 15:06:49 -0700511 pmd_t pmdval = pmd_read_atomic(pmd);
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700512 /*
513 * The barrier will stabilize the pmdval in a register or on
514 * the stack so that it will stop changing under the code.
Andrea Arcangelie4eed032012-06-20 12:52:57 -0700515 *
516 * When CONFIG_TRANSPARENT_HUGEPAGE=y on x86 32bit PAE,
517 * pmd_read_atomic is allowed to return a not atomic pmdval
518 * (for example pointing to an hugepage that has never been
519 * mapped in the pmd). The below checks will only care about
520 * the low part of the pmd with 32bit PAE x86 anyway, with the
521 * exception of pmd_none(). So the important thing is that if
522 * the low part of the pmd is found null, the high part will
523 * be also null or the pmd_none() check below would be
524 * confused.
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700525 */
526#ifdef CONFIG_TRANSPARENT_HUGEPAGE
527 barrier();
Andrea Arcangeli5f6e8da2011-01-13 15:46:40 -0800528#endif
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700529 if (pmd_none(pmdval))
530 return 1;
531 if (unlikely(pmd_bad(pmdval))) {
532 if (!pmd_trans_huge(pmdval))
533 pmd_clear_bad(pmd);
534 return 1;
535 }
536 return 0;
537}
538
539/*
540 * This is a noop if Transparent Hugepage Support is not built into
541 * the kernel. Otherwise it is equivalent to
542 * pmd_none_or_trans_huge_or_clear_bad(), and shall only be called in
543 * places that already verified the pmd is not none and they want to
544 * walk ptes while holding the mmap sem in read mode (write mode don't
545 * need this). If THP is not enabled, the pmd can't go away under the
546 * code even if MADV_DONTNEED runs, but if THP is enabled we need to
547 * run a pmd_trans_unstable before walking the ptes after
548 * split_huge_page_pmd returns (because it may have run when the pmd
549 * become null, but then a page fault can map in a THP and not a
550 * regular page).
551 */
552static inline int pmd_trans_unstable(pmd_t *pmd)
553{
554#ifdef CONFIG_TRANSPARENT_HUGEPAGE
555 return pmd_none_or_trans_huge_or_clear_bad(pmd);
556#else
557 return 0;
558#endif
559}
560
Andrea Arcangelibe3a7282012-10-04 01:50:47 +0200561#ifdef CONFIG_NUMA_BALANCING
562#ifdef CONFIG_ARCH_USES_NUMA_PROT_NONE
563/*
564 * _PAGE_NUMA works identical to _PAGE_PROTNONE (it's actually the
565 * same bit too). It's set only when _PAGE_PRESET is not set and it's
566 * never set if _PAGE_PRESENT is set.
567 *
568 * pte/pmd_present() returns true if pte/pmd_numa returns true. Page
569 * fault triggers on those regions if pte/pmd_numa returns true
570 * (because _PAGE_PRESENT is not set).
571 */
572#ifndef pte_numa
573static inline int pte_numa(pte_t pte)
574{
575 return (pte_flags(pte) &
576 (_PAGE_NUMA|_PAGE_PRESENT)) == _PAGE_NUMA;
577}
578#endif
579
580#ifndef pmd_numa
581static inline int pmd_numa(pmd_t pmd)
582{
583 return (pmd_flags(pmd) &
584 (_PAGE_NUMA|_PAGE_PRESENT)) == _PAGE_NUMA;
585}
586#endif
587
588/*
589 * pte/pmd_mknuma sets the _PAGE_ACCESSED bitflag automatically
590 * because they're called by the NUMA hinting minor page fault. If we
591 * wouldn't set the _PAGE_ACCESSED bitflag here, the TLB miss handler
592 * would be forced to set it later while filling the TLB after we
593 * return to userland. That would trigger a second write to memory
594 * that we optimize away by setting _PAGE_ACCESSED here.
595 */
596#ifndef pte_mknonnuma
597static inline pte_t pte_mknonnuma(pte_t pte)
598{
599 pte = pte_clear_flags(pte, _PAGE_NUMA);
600 return pte_set_flags(pte, _PAGE_PRESENT|_PAGE_ACCESSED);
601}
602#endif
603
604#ifndef pmd_mknonnuma
605static inline pmd_t pmd_mknonnuma(pmd_t pmd)
606{
607 pmd = pmd_clear_flags(pmd, _PAGE_NUMA);
608 return pmd_set_flags(pmd, _PAGE_PRESENT|_PAGE_ACCESSED);
609}
610#endif
611
612#ifndef pte_mknuma
613static inline pte_t pte_mknuma(pte_t pte)
614{
615 pte = pte_set_flags(pte, _PAGE_NUMA);
616 return pte_clear_flags(pte, _PAGE_PRESENT);
617}
618#endif
619
620#ifndef pmd_mknuma
621static inline pmd_t pmd_mknuma(pmd_t pmd)
622{
623 pmd = pmd_set_flags(pmd, _PAGE_NUMA);
624 return pmd_clear_flags(pmd, _PAGE_PRESENT);
625}
626#endif
627#else
628extern int pte_numa(pte_t pte);
629extern int pmd_numa(pmd_t pmd);
630extern pte_t pte_mknonnuma(pte_t pte);
631extern pmd_t pmd_mknonnuma(pmd_t pmd);
632extern pte_t pte_mknuma(pte_t pte);
633extern pmd_t pmd_mknuma(pmd_t pmd);
634#endif /* CONFIG_ARCH_USES_NUMA_PROT_NONE */
635#else
636static inline int pmd_numa(pmd_t pmd)
637{
638 return 0;
639}
640
641static inline int pte_numa(pte_t pte)
642{
643 return 0;
644}
645
646static inline pte_t pte_mknonnuma(pte_t pte)
647{
648 return pte;
649}
650
651static inline pmd_t pmd_mknonnuma(pmd_t pmd)
652{
653 return pmd;
654}
655
656static inline pte_t pte_mknuma(pte_t pte)
657{
658 return pte;
659}
660
661static inline pmd_t pmd_mknuma(pmd_t pmd)
662{
663 return pmd;
664}
665#endif /* CONFIG_NUMA_BALANCING */
666
Andrea Arcangeli1a5a9902012-03-21 16:33:42 -0700667#endif /* CONFIG_MMU */
Andrea Arcangeli5f6e8da2011-01-13 15:46:40 -0800668
Linus Torvalds1da177e2005-04-16 15:20:36 -0700669#endif /* !__ASSEMBLY__ */
670
671#endif /* _ASM_GENERIC_PGTABLE_H */