blob: 8161a5dc68e84bbd8eb6e20c32ea6f3afa0bc55e [file] [log] [blame]
Thomas Gleixnerd2912cb2019-06-04 10:11:33 +02001// SPDX-License-Identifier: GPL-2.0-only
Carlo Caionecfb61a42014-05-01 14:29:27 +02002/*
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +08003 * MFD core driver for the X-Powers' Power Management ICs
Carlo Caionecfb61a42014-05-01 14:29:27 +02004 *
Jacob Panaf7e9062014-10-06 21:17:14 -07005 * AXP20x typically comprises an adaptive USB-Compatible PWM charger, BUCK DC-DC
6 * converters, LDOs, multiple 12-bit ADCs of voltage, current and temperature
7 * as well as configurable GPIOs.
Carlo Caionecfb61a42014-05-01 14:29:27 +02008 *
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +08009 * This file contains the interface independent core functions.
10 *
Chen-Yu Tsaie7402352016-02-12 10:02:41 +080011 * Copyright (C) 2014 Carlo Caione
12 *
Carlo Caionecfb61a42014-05-01 14:29:27 +020013 * Author: Carlo Caione <carlo@caione.org>
Carlo Caionecfb61a42014-05-01 14:29:27 +020014 */
15
Olliver Schinagldcea4d52018-12-11 17:17:11 +020016#include <linux/acpi.h>
17#include <linux/bitops.h>
Hans de Goede179dc632016-06-05 15:50:48 +020018#include <linux/delay.h>
Olliver Schinagldcea4d52018-12-11 17:17:11 +020019#include <linux/err.h>
Carlo Caionecfb61a42014-05-01 14:29:27 +020020#include <linux/interrupt.h>
21#include <linux/kernel.h>
Olliver Schinagldcea4d52018-12-11 17:17:11 +020022#include <linux/mfd/axp20x.h>
23#include <linux/mfd/core.h>
Carlo Caionecfb61a42014-05-01 14:29:27 +020024#include <linux/module.h>
Olliver Schinagldcea4d52018-12-11 17:17:11 +020025#include <linux/of_device.h>
Carlo Caionecfb61a42014-05-01 14:29:27 +020026#include <linux/pm_runtime.h>
27#include <linux/regmap.h>
Carlo Caionecfb61a42014-05-01 14:29:27 +020028#include <linux/regulator/consumer.h>
Carlo Caionecfb61a42014-05-01 14:29:27 +020029
Olliver Schinagl82b4d992018-12-11 17:17:12 +020030#define AXP20X_OFF BIT(7)
Carlo Caionecfb61a42014-05-01 14:29:27 +020031
Rask Ingemann Lambertsenc0369692017-02-22 20:42:02 +010032#define AXP806_REG_ADDR_EXT_ADDR_MASTER_MODE 0
Chen-Yu Tsai696f0b32017-01-05 12:01:03 +080033#define AXP806_REG_ADDR_EXT_ADDR_SLAVE_MODE BIT(4)
34
Krzysztof Kozlowskic31e8582015-03-24 11:21:17 +010035static const char * const axp20x_model_names[] = {
Michal Suchanekd8d79f82015-07-11 14:59:56 +020036 "AXP152",
Jacob Panaf7e9062014-10-06 21:17:14 -070037 "AXP202",
38 "AXP209",
Boris BREZILLONf05be582015-04-10 12:09:01 +080039 "AXP221",
Chen-Yu Tsai02071f02016-02-12 10:02:44 +080040 "AXP223",
Jacob Panaf7e9062014-10-06 21:17:14 -070041 "AXP288",
Icenowy Zheng15783532017-04-17 19:57:40 +080042 "AXP803",
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +080043 "AXP806",
Chen-Yu Tsai20147f02016-03-29 17:22:26 +080044 "AXP809",
Chen-Yu Tsai73037332017-07-26 16:28:26 +080045 "AXP813",
Jacob Panaf7e9062014-10-06 21:17:14 -070046};
47
Michal Suchanekd8d79f82015-07-11 14:59:56 +020048static const struct regmap_range axp152_writeable_ranges[] = {
49 regmap_reg_range(AXP152_LDO3456_DC1234_CTRL, AXP152_IRQ3_STATE),
50 regmap_reg_range(AXP152_DCDC_MODE, AXP152_PWM1_DUTY_CYCLE),
51};
52
53static const struct regmap_range axp152_volatile_ranges[] = {
54 regmap_reg_range(AXP152_PWR_OP_MODE, AXP152_PWR_OP_MODE),
55 regmap_reg_range(AXP152_IRQ1_EN, AXP152_IRQ3_STATE),
56 regmap_reg_range(AXP152_GPIO_INPUT, AXP152_GPIO_INPUT),
57};
58
59static const struct regmap_access_table axp152_writeable_table = {
60 .yes_ranges = axp152_writeable_ranges,
61 .n_yes_ranges = ARRAY_SIZE(axp152_writeable_ranges),
62};
63
64static const struct regmap_access_table axp152_volatile_table = {
65 .yes_ranges = axp152_volatile_ranges,
66 .n_yes_ranges = ARRAY_SIZE(axp152_volatile_ranges),
67};
68
Carlo Caionecfb61a42014-05-01 14:29:27 +020069static const struct regmap_range axp20x_writeable_ranges[] = {
70 regmap_reg_range(AXP20X_DATACACHE(0), AXP20X_IRQ5_STATE),
Quentin Schulz97602372017-03-20 09:16:53 +010071 regmap_reg_range(AXP20X_CHRG_CTRL1, AXP20X_CHRG_CTRL2),
Carlo Caionecfb61a42014-05-01 14:29:27 +020072 regmap_reg_range(AXP20X_DCDC_MODE, AXP20X_FG_RES),
Bruno Prémont553ed4b2015-08-08 17:58:40 +020073 regmap_reg_range(AXP20X_RDC_H, AXP20X_OCV(AXP20X_OCV_MAX)),
Carlo Caionecfb61a42014-05-01 14:29:27 +020074};
75
76static const struct regmap_range axp20x_volatile_ranges[] = {
Bruno Prémont553ed4b2015-08-08 17:58:40 +020077 regmap_reg_range(AXP20X_PWR_INPUT_STATUS, AXP20X_USB_OTG_STATUS),
78 regmap_reg_range(AXP20X_CHRG_CTRL1, AXP20X_CHRG_CTRL2),
Carlo Caionecfb61a42014-05-01 14:29:27 +020079 regmap_reg_range(AXP20X_IRQ1_EN, AXP20X_IRQ5_STATE),
Bruno Prémont553ed4b2015-08-08 17:58:40 +020080 regmap_reg_range(AXP20X_ACIN_V_ADC_H, AXP20X_IPSOUT_V_HIGH_L),
81 regmap_reg_range(AXP20X_GPIO20_SS, AXP20X_GPIO3_CTRL),
82 regmap_reg_range(AXP20X_FG_RES, AXP20X_RDC_L),
Carlo Caionecfb61a42014-05-01 14:29:27 +020083};
84
85static const struct regmap_access_table axp20x_writeable_table = {
86 .yes_ranges = axp20x_writeable_ranges,
87 .n_yes_ranges = ARRAY_SIZE(axp20x_writeable_ranges),
88};
89
90static const struct regmap_access_table axp20x_volatile_table = {
91 .yes_ranges = axp20x_volatile_ranges,
92 .n_yes_ranges = ARRAY_SIZE(axp20x_volatile_ranges),
93};
94
Chen-Yu Tsai20147f02016-03-29 17:22:26 +080095/* AXP22x ranges are shared with the AXP809, as they cover the same range */
Boris BREZILLONf05be582015-04-10 12:09:01 +080096static const struct regmap_range axp22x_writeable_ranges[] = {
97 regmap_reg_range(AXP20X_DATACACHE(0), AXP20X_IRQ5_STATE),
Quentin Schulz97602372017-03-20 09:16:53 +010098 regmap_reg_range(AXP20X_CHRG_CTRL1, AXP22X_CHRG_CTRL3),
Boris BREZILLONf05be582015-04-10 12:09:01 +080099 regmap_reg_range(AXP20X_DCDC_MODE, AXP22X_BATLOW_THRES1),
100};
101
102static const struct regmap_range axp22x_volatile_ranges[] = {
Hans de Goede15093252016-05-14 19:51:28 +0200103 regmap_reg_range(AXP20X_PWR_INPUT_STATUS, AXP20X_PWR_OP_MODE),
Boris BREZILLONf05be582015-04-10 12:09:01 +0800104 regmap_reg_range(AXP20X_IRQ1_EN, AXP20X_IRQ5_STATE),
Hans de Goede15093252016-05-14 19:51:28 +0200105 regmap_reg_range(AXP22X_GPIO_STATE, AXP22X_GPIO_STATE),
Quentin Schulzed7311f2017-03-20 09:16:45 +0100106 regmap_reg_range(AXP22X_PMIC_TEMP_H, AXP20X_IPSOUT_V_HIGH_L),
Hans de Goede15093252016-05-14 19:51:28 +0200107 regmap_reg_range(AXP20X_FG_RES, AXP20X_FG_RES),
Boris BREZILLONf05be582015-04-10 12:09:01 +0800108};
109
110static const struct regmap_access_table axp22x_writeable_table = {
111 .yes_ranges = axp22x_writeable_ranges,
112 .n_yes_ranges = ARRAY_SIZE(axp22x_writeable_ranges),
113};
114
115static const struct regmap_access_table axp22x_volatile_table = {
116 .yes_ranges = axp22x_volatile_ranges,
117 .n_yes_ranges = ARRAY_SIZE(axp22x_volatile_ranges),
118};
119
Icenowy Zheng15783532017-04-17 19:57:40 +0800120/* AXP288 ranges are shared with the AXP803, as they cover the same range */
Jacob Panaf7e9062014-10-06 21:17:14 -0700121static const struct regmap_range axp288_writeable_ranges[] = {
122 regmap_reg_range(AXP20X_DATACACHE(0), AXP20X_IRQ6_STATE),
123 regmap_reg_range(AXP20X_DCDC_MODE, AXP288_FG_TUNE5),
124};
125
126static const struct regmap_range axp288_volatile_ranges[] = {
Hans de Goedecd532162016-12-16 21:09:06 +0100127 regmap_reg_range(AXP20X_PWR_INPUT_STATUS, AXP288_POWER_REASON),
Hans de Goedef949a9e2021-06-29 19:12:39 +0200128 regmap_reg_range(AXP22X_PWR_OUT_CTRL1, AXP22X_ALDO3_V_OUT),
Hans de Goedecd532162016-12-16 21:09:06 +0100129 regmap_reg_range(AXP288_BC_GLOBAL, AXP288_BC_GLOBAL),
Samuel Hollanddc91c3b2020-01-04 19:24:08 -0600130 regmap_reg_range(AXP288_BC_DET_STAT, AXP20X_VBUS_IPSOUT_MGMT),
Hans de Goede0c384fc2017-12-22 13:35:09 +0100131 regmap_reg_range(AXP20X_CHRG_BAK_CTRL, AXP20X_CHRG_BAK_CTRL),
Jacob Panaf7e9062014-10-06 21:17:14 -0700132 regmap_reg_range(AXP20X_IRQ1_EN, AXP20X_IPSOUT_V_HIGH_L),
Hans de Goedecd532162016-12-16 21:09:06 +0100133 regmap_reg_range(AXP20X_TIMER_CTRL, AXP20X_TIMER_CTRL),
Hans de Goedef949a9e2021-06-29 19:12:39 +0200134 regmap_reg_range(AXP20X_GPIO1_CTRL, AXP22X_GPIO_STATE),
Hans de Goedecd532162016-12-16 21:09:06 +0100135 regmap_reg_range(AXP288_RT_BATT_V_H, AXP288_RT_BATT_V_L),
136 regmap_reg_range(AXP20X_FG_RES, AXP288_FG_CC_CAP_REG),
Jacob Panaf7e9062014-10-06 21:17:14 -0700137};
138
139static const struct regmap_access_table axp288_writeable_table = {
140 .yes_ranges = axp288_writeable_ranges,
141 .n_yes_ranges = ARRAY_SIZE(axp288_writeable_ranges),
142};
143
144static const struct regmap_access_table axp288_volatile_table = {
145 .yes_ranges = axp288_volatile_ranges,
146 .n_yes_ranges = ARRAY_SIZE(axp288_volatile_ranges),
147};
148
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800149static const struct regmap_range axp806_writeable_ranges[] = {
150 regmap_reg_range(AXP20X_DATACACHE(0), AXP20X_DATACACHE(3)),
151 regmap_reg_range(AXP806_PWR_OUT_CTRL1, AXP806_CLDO3_V_CTRL),
152 regmap_reg_range(AXP20X_IRQ1_EN, AXP20X_IRQ2_EN),
153 regmap_reg_range(AXP20X_IRQ1_STATE, AXP20X_IRQ2_STATE),
Chen-Yu Tsai34d90302016-11-11 11:29:52 +0800154 regmap_reg_range(AXP806_REG_ADDR_EXT, AXP806_REG_ADDR_EXT),
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800155};
156
157static const struct regmap_range axp806_volatile_ranges[] = {
158 regmap_reg_range(AXP20X_IRQ1_STATE, AXP20X_IRQ2_STATE),
159};
160
161static const struct regmap_access_table axp806_writeable_table = {
162 .yes_ranges = axp806_writeable_ranges,
163 .n_yes_ranges = ARRAY_SIZE(axp806_writeable_ranges),
164};
165
166static const struct regmap_access_table axp806_volatile_table = {
167 .yes_ranges = axp806_volatile_ranges,
168 .n_yes_ranges = ARRAY_SIZE(axp806_volatile_ranges),
169};
170
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800171static const struct resource axp152_pek_resources[] = {
Michal Suchanekd8d79f82015-07-11 14:59:56 +0200172 DEFINE_RES_IRQ_NAMED(AXP152_IRQ_PEK_RIS_EDGE, "PEK_DBR"),
173 DEFINE_RES_IRQ_NAMED(AXP152_IRQ_PEK_FAL_EDGE, "PEK_DBF"),
174};
175
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800176static const struct resource axp20x_ac_power_supply_resources[] = {
Michael Haascd7cf272016-05-06 07:19:49 +0200177 DEFINE_RES_IRQ_NAMED(AXP20X_IRQ_ACIN_PLUGIN, "ACIN_PLUGIN"),
178 DEFINE_RES_IRQ_NAMED(AXP20X_IRQ_ACIN_REMOVAL, "ACIN_REMOVAL"),
179 DEFINE_RES_IRQ_NAMED(AXP20X_IRQ_ACIN_OVER_V, "ACIN_OVER_V"),
180};
181
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800182static const struct resource axp20x_pek_resources[] = {
Chen-Yu Tsaie26f87e2018-03-29 12:31:14 +0800183 DEFINE_RES_IRQ_NAMED(AXP20X_IRQ_PEK_RIS_EDGE, "PEK_DBR"),
184 DEFINE_RES_IRQ_NAMED(AXP20X_IRQ_PEK_FAL_EDGE, "PEK_DBF"),
Carlo Caionecfb61a42014-05-01 14:29:27 +0200185};
186
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800187static const struct resource axp20x_usb_power_supply_resources[] = {
Hans de Goede8de4efd2015-08-08 17:58:41 +0200188 DEFINE_RES_IRQ_NAMED(AXP20X_IRQ_VBUS_PLUGIN, "VBUS_PLUGIN"),
189 DEFINE_RES_IRQ_NAMED(AXP20X_IRQ_VBUS_REMOVAL, "VBUS_REMOVAL"),
190 DEFINE_RES_IRQ_NAMED(AXP20X_IRQ_VBUS_VALID, "VBUS_VALID"),
191 DEFINE_RES_IRQ_NAMED(AXP20X_IRQ_VBUS_NOT_VALID, "VBUS_NOT_VALID"),
192};
193
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800194static const struct resource axp22x_usb_power_supply_resources[] = {
Hans de Goedeecd98cc2016-06-02 19:18:55 +0200195 DEFINE_RES_IRQ_NAMED(AXP22X_IRQ_VBUS_PLUGIN, "VBUS_PLUGIN"),
196 DEFINE_RES_IRQ_NAMED(AXP22X_IRQ_VBUS_REMOVAL, "VBUS_REMOVAL"),
197};
198
Quentin Schulz129fc672019-03-21 16:48:48 +0800199/* AXP803 and AXP813/AXP818 share the same interrupts */
200static const struct resource axp803_usb_power_supply_resources[] = {
201 DEFINE_RES_IRQ_NAMED(AXP803_IRQ_VBUS_PLUGIN, "VBUS_PLUGIN"),
202 DEFINE_RES_IRQ_NAMED(AXP803_IRQ_VBUS_REMOVAL, "VBUS_REMOVAL"),
203};
204
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800205static const struct resource axp22x_pek_resources[] = {
Chen-Yu Tsaie26f87e2018-03-29 12:31:14 +0800206 DEFINE_RES_IRQ_NAMED(AXP22X_IRQ_PEK_RIS_EDGE, "PEK_DBR"),
207 DEFINE_RES_IRQ_NAMED(AXP22X_IRQ_PEK_FAL_EDGE, "PEK_DBF"),
Boris BREZILLONf05be582015-04-10 12:09:01 +0800208};
209
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800210static const struct resource axp288_power_button_resources[] = {
Chen-Yu Tsaie26f87e2018-03-29 12:31:14 +0800211 DEFINE_RES_IRQ_NAMED(AXP288_IRQ_POKP, "PEK_DBR"),
212 DEFINE_RES_IRQ_NAMED(AXP288_IRQ_POKN, "PEK_DBF"),
Borun Fue56e5ad2015-10-14 16:16:26 +0800213};
214
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800215static const struct resource axp288_fuel_gauge_resources[] = {
Chen-Yu Tsaie26f87e2018-03-29 12:31:14 +0800216 DEFINE_RES_IRQ(AXP288_IRQ_QWBTU),
217 DEFINE_RES_IRQ(AXP288_IRQ_WBTU),
218 DEFINE_RES_IRQ(AXP288_IRQ_QWBTO),
219 DEFINE_RES_IRQ(AXP288_IRQ_WBTO),
220 DEFINE_RES_IRQ(AXP288_IRQ_WL2),
221 DEFINE_RES_IRQ(AXP288_IRQ_WL1),
Jacob Panaf7e9062014-10-06 21:17:14 -0700222};
223
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800224static const struct resource axp803_pek_resources[] = {
Chen-Yu Tsaie26f87e2018-03-29 12:31:14 +0800225 DEFINE_RES_IRQ_NAMED(AXP803_IRQ_PEK_RIS_EDGE, "PEK_DBR"),
226 DEFINE_RES_IRQ_NAMED(AXP803_IRQ_PEK_FAL_EDGE, "PEK_DBF"),
Icenowy Zheng15783532017-04-17 19:57:40 +0800227};
228
Chen-Yu Tsai06f49012018-07-13 00:04:49 +0800229static const struct resource axp806_pek_resources[] = {
230 DEFINE_RES_IRQ_NAMED(AXP806_IRQ_POK_RISE, "PEK_DBR"),
231 DEFINE_RES_IRQ_NAMED(AXP806_IRQ_POK_FALL, "PEK_DBF"),
232};
233
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800234static const struct resource axp809_pek_resources[] = {
Chen-Yu Tsaie26f87e2018-03-29 12:31:14 +0800235 DEFINE_RES_IRQ_NAMED(AXP809_IRQ_PEK_RIS_EDGE, "PEK_DBR"),
236 DEFINE_RES_IRQ_NAMED(AXP809_IRQ_PEK_FAL_EDGE, "PEK_DBF"),
Chen-Yu Tsai20147f02016-03-29 17:22:26 +0800237};
238
Michal Suchanekd8d79f82015-07-11 14:59:56 +0200239static const struct regmap_config axp152_regmap_config = {
240 .reg_bits = 8,
241 .val_bits = 8,
242 .wr_table = &axp152_writeable_table,
243 .volatile_table = &axp152_volatile_table,
244 .max_register = AXP152_PWM1_DUTY_CYCLE,
245 .cache_type = REGCACHE_RBTREE,
246};
247
Carlo Caionecfb61a42014-05-01 14:29:27 +0200248static const struct regmap_config axp20x_regmap_config = {
249 .reg_bits = 8,
250 .val_bits = 8,
251 .wr_table = &axp20x_writeable_table,
252 .volatile_table = &axp20x_volatile_table,
Bruno Prémont553ed4b2015-08-08 17:58:40 +0200253 .max_register = AXP20X_OCV(AXP20X_OCV_MAX),
Carlo Caionecfb61a42014-05-01 14:29:27 +0200254 .cache_type = REGCACHE_RBTREE,
255};
256
Boris BREZILLONf05be582015-04-10 12:09:01 +0800257static const struct regmap_config axp22x_regmap_config = {
258 .reg_bits = 8,
259 .val_bits = 8,
260 .wr_table = &axp22x_writeable_table,
261 .volatile_table = &axp22x_volatile_table,
262 .max_register = AXP22X_BATLOW_THRES1,
263 .cache_type = REGCACHE_RBTREE,
264};
265
Jacob Panaf7e9062014-10-06 21:17:14 -0700266static const struct regmap_config axp288_regmap_config = {
267 .reg_bits = 8,
268 .val_bits = 8,
269 .wr_table = &axp288_writeable_table,
270 .volatile_table = &axp288_volatile_table,
271 .max_register = AXP288_FG_TUNE5,
272 .cache_type = REGCACHE_RBTREE,
273};
274
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800275static const struct regmap_config axp806_regmap_config = {
276 .reg_bits = 8,
277 .val_bits = 8,
278 .wr_table = &axp806_writeable_table,
279 .volatile_table = &axp806_volatile_table,
Chen-Yu Tsai34d90302016-11-11 11:29:52 +0800280 .max_register = AXP806_REG_ADDR_EXT,
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800281 .cache_type = REGCACHE_RBTREE,
282};
283
Jacob Panaf7e9062014-10-06 21:17:14 -0700284#define INIT_REGMAP_IRQ(_variant, _irq, _off, _mask) \
285 [_variant##_IRQ_##_irq] = { .reg_offset = (_off), .mask = BIT(_mask) }
Carlo Caionecfb61a42014-05-01 14:29:27 +0200286
Michal Suchanekd8d79f82015-07-11 14:59:56 +0200287static const struct regmap_irq axp152_regmap_irqs[] = {
288 INIT_REGMAP_IRQ(AXP152, LDO0IN_CONNECT, 0, 6),
289 INIT_REGMAP_IRQ(AXP152, LDO0IN_REMOVAL, 0, 5),
290 INIT_REGMAP_IRQ(AXP152, ALDO0IN_CONNECT, 0, 3),
291 INIT_REGMAP_IRQ(AXP152, ALDO0IN_REMOVAL, 0, 2),
292 INIT_REGMAP_IRQ(AXP152, DCDC1_V_LOW, 1, 5),
293 INIT_REGMAP_IRQ(AXP152, DCDC2_V_LOW, 1, 4),
294 INIT_REGMAP_IRQ(AXP152, DCDC3_V_LOW, 1, 3),
295 INIT_REGMAP_IRQ(AXP152, DCDC4_V_LOW, 1, 2),
296 INIT_REGMAP_IRQ(AXP152, PEK_SHORT, 1, 1),
297 INIT_REGMAP_IRQ(AXP152, PEK_LONG, 1, 0),
298 INIT_REGMAP_IRQ(AXP152, TIMER, 2, 7),
299 INIT_REGMAP_IRQ(AXP152, PEK_RIS_EDGE, 2, 6),
300 INIT_REGMAP_IRQ(AXP152, PEK_FAL_EDGE, 2, 5),
301 INIT_REGMAP_IRQ(AXP152, GPIO3_INPUT, 2, 3),
302 INIT_REGMAP_IRQ(AXP152, GPIO2_INPUT, 2, 2),
303 INIT_REGMAP_IRQ(AXP152, GPIO1_INPUT, 2, 1),
304 INIT_REGMAP_IRQ(AXP152, GPIO0_INPUT, 2, 0),
305};
306
Carlo Caionecfb61a42014-05-01 14:29:27 +0200307static const struct regmap_irq axp20x_regmap_irqs[] = {
Jacob Panaf7e9062014-10-06 21:17:14 -0700308 INIT_REGMAP_IRQ(AXP20X, ACIN_OVER_V, 0, 7),
309 INIT_REGMAP_IRQ(AXP20X, ACIN_PLUGIN, 0, 6),
310 INIT_REGMAP_IRQ(AXP20X, ACIN_REMOVAL, 0, 5),
311 INIT_REGMAP_IRQ(AXP20X, VBUS_OVER_V, 0, 4),
312 INIT_REGMAP_IRQ(AXP20X, VBUS_PLUGIN, 0, 3),
313 INIT_REGMAP_IRQ(AXP20X, VBUS_REMOVAL, 0, 2),
314 INIT_REGMAP_IRQ(AXP20X, VBUS_V_LOW, 0, 1),
315 INIT_REGMAP_IRQ(AXP20X, BATT_PLUGIN, 1, 7),
316 INIT_REGMAP_IRQ(AXP20X, BATT_REMOVAL, 1, 6),
317 INIT_REGMAP_IRQ(AXP20X, BATT_ENT_ACT_MODE, 1, 5),
318 INIT_REGMAP_IRQ(AXP20X, BATT_EXIT_ACT_MODE, 1, 4),
319 INIT_REGMAP_IRQ(AXP20X, CHARG, 1, 3),
320 INIT_REGMAP_IRQ(AXP20X, CHARG_DONE, 1, 2),
321 INIT_REGMAP_IRQ(AXP20X, BATT_TEMP_HIGH, 1, 1),
322 INIT_REGMAP_IRQ(AXP20X, BATT_TEMP_LOW, 1, 0),
323 INIT_REGMAP_IRQ(AXP20X, DIE_TEMP_HIGH, 2, 7),
324 INIT_REGMAP_IRQ(AXP20X, CHARG_I_LOW, 2, 6),
325 INIT_REGMAP_IRQ(AXP20X, DCDC1_V_LONG, 2, 5),
326 INIT_REGMAP_IRQ(AXP20X, DCDC2_V_LONG, 2, 4),
327 INIT_REGMAP_IRQ(AXP20X, DCDC3_V_LONG, 2, 3),
328 INIT_REGMAP_IRQ(AXP20X, PEK_SHORT, 2, 1),
329 INIT_REGMAP_IRQ(AXP20X, PEK_LONG, 2, 0),
330 INIT_REGMAP_IRQ(AXP20X, N_OE_PWR_ON, 3, 7),
331 INIT_REGMAP_IRQ(AXP20X, N_OE_PWR_OFF, 3, 6),
332 INIT_REGMAP_IRQ(AXP20X, VBUS_VALID, 3, 5),
333 INIT_REGMAP_IRQ(AXP20X, VBUS_NOT_VALID, 3, 4),
334 INIT_REGMAP_IRQ(AXP20X, VBUS_SESS_VALID, 3, 3),
335 INIT_REGMAP_IRQ(AXP20X, VBUS_SESS_END, 3, 2),
336 INIT_REGMAP_IRQ(AXP20X, LOW_PWR_LVL1, 3, 1),
337 INIT_REGMAP_IRQ(AXP20X, LOW_PWR_LVL2, 3, 0),
338 INIT_REGMAP_IRQ(AXP20X, TIMER, 4, 7),
339 INIT_REGMAP_IRQ(AXP20X, PEK_RIS_EDGE, 4, 6),
340 INIT_REGMAP_IRQ(AXP20X, PEK_FAL_EDGE, 4, 5),
341 INIT_REGMAP_IRQ(AXP20X, GPIO3_INPUT, 4, 3),
342 INIT_REGMAP_IRQ(AXP20X, GPIO2_INPUT, 4, 2),
343 INIT_REGMAP_IRQ(AXP20X, GPIO1_INPUT, 4, 1),
344 INIT_REGMAP_IRQ(AXP20X, GPIO0_INPUT, 4, 0),
345};
346
Boris BREZILLONf05be582015-04-10 12:09:01 +0800347static const struct regmap_irq axp22x_regmap_irqs[] = {
348 INIT_REGMAP_IRQ(AXP22X, ACIN_OVER_V, 0, 7),
349 INIT_REGMAP_IRQ(AXP22X, ACIN_PLUGIN, 0, 6),
350 INIT_REGMAP_IRQ(AXP22X, ACIN_REMOVAL, 0, 5),
351 INIT_REGMAP_IRQ(AXP22X, VBUS_OVER_V, 0, 4),
352 INIT_REGMAP_IRQ(AXP22X, VBUS_PLUGIN, 0, 3),
353 INIT_REGMAP_IRQ(AXP22X, VBUS_REMOVAL, 0, 2),
354 INIT_REGMAP_IRQ(AXP22X, VBUS_V_LOW, 0, 1),
355 INIT_REGMAP_IRQ(AXP22X, BATT_PLUGIN, 1, 7),
356 INIT_REGMAP_IRQ(AXP22X, BATT_REMOVAL, 1, 6),
357 INIT_REGMAP_IRQ(AXP22X, BATT_ENT_ACT_MODE, 1, 5),
358 INIT_REGMAP_IRQ(AXP22X, BATT_EXIT_ACT_MODE, 1, 4),
359 INIT_REGMAP_IRQ(AXP22X, CHARG, 1, 3),
360 INIT_REGMAP_IRQ(AXP22X, CHARG_DONE, 1, 2),
361 INIT_REGMAP_IRQ(AXP22X, BATT_TEMP_HIGH, 1, 1),
362 INIT_REGMAP_IRQ(AXP22X, BATT_TEMP_LOW, 1, 0),
363 INIT_REGMAP_IRQ(AXP22X, DIE_TEMP_HIGH, 2, 7),
364 INIT_REGMAP_IRQ(AXP22X, PEK_SHORT, 2, 1),
365 INIT_REGMAP_IRQ(AXP22X, PEK_LONG, 2, 0),
366 INIT_REGMAP_IRQ(AXP22X, LOW_PWR_LVL1, 3, 1),
367 INIT_REGMAP_IRQ(AXP22X, LOW_PWR_LVL2, 3, 0),
368 INIT_REGMAP_IRQ(AXP22X, TIMER, 4, 7),
369 INIT_REGMAP_IRQ(AXP22X, PEK_RIS_EDGE, 4, 6),
370 INIT_REGMAP_IRQ(AXP22X, PEK_FAL_EDGE, 4, 5),
371 INIT_REGMAP_IRQ(AXP22X, GPIO1_INPUT, 4, 1),
372 INIT_REGMAP_IRQ(AXP22X, GPIO0_INPUT, 4, 0),
373};
374
Jacob Panaf7e9062014-10-06 21:17:14 -0700375/* some IRQs are compatible with axp20x models */
376static const struct regmap_irq axp288_regmap_irqs[] = {
Jacob Panff3bbc52014-11-11 11:30:09 -0800377 INIT_REGMAP_IRQ(AXP288, VBUS_FALL, 0, 2),
378 INIT_REGMAP_IRQ(AXP288, VBUS_RISE, 0, 3),
379 INIT_REGMAP_IRQ(AXP288, OV, 0, 4),
Hans de Goede8b44e672016-12-14 14:52:06 +0100380 INIT_REGMAP_IRQ(AXP288, FALLING_ALT, 0, 5),
381 INIT_REGMAP_IRQ(AXP288, RISING_ALT, 0, 6),
382 INIT_REGMAP_IRQ(AXP288, OV_ALT, 0, 7),
Jacob Panaf7e9062014-10-06 21:17:14 -0700383
Jacob Panff3bbc52014-11-11 11:30:09 -0800384 INIT_REGMAP_IRQ(AXP288, DONE, 1, 2),
385 INIT_REGMAP_IRQ(AXP288, CHARGING, 1, 3),
Jacob Panaf7e9062014-10-06 21:17:14 -0700386 INIT_REGMAP_IRQ(AXP288, SAFE_QUIT, 1, 4),
387 INIT_REGMAP_IRQ(AXP288, SAFE_ENTER, 1, 5),
Jacob Panff3bbc52014-11-11 11:30:09 -0800388 INIT_REGMAP_IRQ(AXP288, ABSENT, 1, 6),
389 INIT_REGMAP_IRQ(AXP288, APPEND, 1, 7),
Jacob Panaf7e9062014-10-06 21:17:14 -0700390
391 INIT_REGMAP_IRQ(AXP288, QWBTU, 2, 0),
392 INIT_REGMAP_IRQ(AXP288, WBTU, 2, 1),
393 INIT_REGMAP_IRQ(AXP288, QWBTO, 2, 2),
Jacob Panff3bbc52014-11-11 11:30:09 -0800394 INIT_REGMAP_IRQ(AXP288, WBTO, 2, 3),
Jacob Panaf7e9062014-10-06 21:17:14 -0700395 INIT_REGMAP_IRQ(AXP288, QCBTU, 2, 4),
396 INIT_REGMAP_IRQ(AXP288, CBTU, 2, 5),
397 INIT_REGMAP_IRQ(AXP288, QCBTO, 2, 6),
398 INIT_REGMAP_IRQ(AXP288, CBTO, 2, 7),
399
400 INIT_REGMAP_IRQ(AXP288, WL2, 3, 0),
401 INIT_REGMAP_IRQ(AXP288, WL1, 3, 1),
402 INIT_REGMAP_IRQ(AXP288, GPADC, 3, 2),
403 INIT_REGMAP_IRQ(AXP288, OT, 3, 7),
404
405 INIT_REGMAP_IRQ(AXP288, GPIO0, 4, 0),
406 INIT_REGMAP_IRQ(AXP288, GPIO1, 4, 1),
407 INIT_REGMAP_IRQ(AXP288, POKO, 4, 2),
408 INIT_REGMAP_IRQ(AXP288, POKL, 4, 3),
409 INIT_REGMAP_IRQ(AXP288, POKS, 4, 4),
410 INIT_REGMAP_IRQ(AXP288, POKN, 4, 5),
411 INIT_REGMAP_IRQ(AXP288, POKP, 4, 6),
Jacob Panff3bbc52014-11-11 11:30:09 -0800412 INIT_REGMAP_IRQ(AXP288, TIMER, 4, 7),
Jacob Panaf7e9062014-10-06 21:17:14 -0700413
414 INIT_REGMAP_IRQ(AXP288, MV_CHNG, 5, 0),
415 INIT_REGMAP_IRQ(AXP288, BC_USB_CHNG, 5, 1),
Carlo Caionecfb61a42014-05-01 14:29:27 +0200416};
417
Icenowy Zheng15783532017-04-17 19:57:40 +0800418static const struct regmap_irq axp803_regmap_irqs[] = {
419 INIT_REGMAP_IRQ(AXP803, ACIN_OVER_V, 0, 7),
420 INIT_REGMAP_IRQ(AXP803, ACIN_PLUGIN, 0, 6),
421 INIT_REGMAP_IRQ(AXP803, ACIN_REMOVAL, 0, 5),
422 INIT_REGMAP_IRQ(AXP803, VBUS_OVER_V, 0, 4),
423 INIT_REGMAP_IRQ(AXP803, VBUS_PLUGIN, 0, 3),
424 INIT_REGMAP_IRQ(AXP803, VBUS_REMOVAL, 0, 2),
425 INIT_REGMAP_IRQ(AXP803, BATT_PLUGIN, 1, 7),
426 INIT_REGMAP_IRQ(AXP803, BATT_REMOVAL, 1, 6),
427 INIT_REGMAP_IRQ(AXP803, BATT_ENT_ACT_MODE, 1, 5),
428 INIT_REGMAP_IRQ(AXP803, BATT_EXIT_ACT_MODE, 1, 4),
429 INIT_REGMAP_IRQ(AXP803, CHARG, 1, 3),
430 INIT_REGMAP_IRQ(AXP803, CHARG_DONE, 1, 2),
431 INIT_REGMAP_IRQ(AXP803, BATT_CHG_TEMP_HIGH, 2, 7),
432 INIT_REGMAP_IRQ(AXP803, BATT_CHG_TEMP_HIGH_END, 2, 6),
433 INIT_REGMAP_IRQ(AXP803, BATT_CHG_TEMP_LOW, 2, 5),
434 INIT_REGMAP_IRQ(AXP803, BATT_CHG_TEMP_LOW_END, 2, 4),
435 INIT_REGMAP_IRQ(AXP803, BATT_ACT_TEMP_HIGH, 2, 3),
436 INIT_REGMAP_IRQ(AXP803, BATT_ACT_TEMP_HIGH_END, 2, 2),
437 INIT_REGMAP_IRQ(AXP803, BATT_ACT_TEMP_LOW, 2, 1),
438 INIT_REGMAP_IRQ(AXP803, BATT_ACT_TEMP_LOW_END, 2, 0),
439 INIT_REGMAP_IRQ(AXP803, DIE_TEMP_HIGH, 3, 7),
440 INIT_REGMAP_IRQ(AXP803, GPADC, 3, 2),
441 INIT_REGMAP_IRQ(AXP803, LOW_PWR_LVL1, 3, 1),
442 INIT_REGMAP_IRQ(AXP803, LOW_PWR_LVL2, 3, 0),
443 INIT_REGMAP_IRQ(AXP803, TIMER, 4, 7),
444 INIT_REGMAP_IRQ(AXP803, PEK_RIS_EDGE, 4, 6),
445 INIT_REGMAP_IRQ(AXP803, PEK_FAL_EDGE, 4, 5),
446 INIT_REGMAP_IRQ(AXP803, PEK_SHORT, 4, 4),
447 INIT_REGMAP_IRQ(AXP803, PEK_LONG, 4, 3),
448 INIT_REGMAP_IRQ(AXP803, PEK_OVER_OFF, 4, 2),
449 INIT_REGMAP_IRQ(AXP803, GPIO1_INPUT, 4, 1),
450 INIT_REGMAP_IRQ(AXP803, GPIO0_INPUT, 4, 0),
451 INIT_REGMAP_IRQ(AXP803, BC_USB_CHNG, 5, 1),
452 INIT_REGMAP_IRQ(AXP803, MV_CHNG, 5, 0),
453};
454
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800455static const struct regmap_irq axp806_regmap_irqs[] = {
456 INIT_REGMAP_IRQ(AXP806, DIE_TEMP_HIGH_LV1, 0, 0),
457 INIT_REGMAP_IRQ(AXP806, DIE_TEMP_HIGH_LV2, 0, 1),
458 INIT_REGMAP_IRQ(AXP806, DCDCA_V_LOW, 0, 3),
459 INIT_REGMAP_IRQ(AXP806, DCDCB_V_LOW, 0, 4),
460 INIT_REGMAP_IRQ(AXP806, DCDCC_V_LOW, 0, 5),
461 INIT_REGMAP_IRQ(AXP806, DCDCD_V_LOW, 0, 6),
462 INIT_REGMAP_IRQ(AXP806, DCDCE_V_LOW, 0, 7),
Chen-Yu Tsaieef2b532018-03-29 12:31:15 +0800463 INIT_REGMAP_IRQ(AXP806, POK_LONG, 1, 0),
464 INIT_REGMAP_IRQ(AXP806, POK_SHORT, 1, 1),
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800465 INIT_REGMAP_IRQ(AXP806, WAKEUP, 1, 4),
Chen-Yu Tsaieef2b532018-03-29 12:31:15 +0800466 INIT_REGMAP_IRQ(AXP806, POK_FALL, 1, 5),
467 INIT_REGMAP_IRQ(AXP806, POK_RISE, 1, 6),
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800468};
469
Chen-Yu Tsai20147f02016-03-29 17:22:26 +0800470static const struct regmap_irq axp809_regmap_irqs[] = {
471 INIT_REGMAP_IRQ(AXP809, ACIN_OVER_V, 0, 7),
472 INIT_REGMAP_IRQ(AXP809, ACIN_PLUGIN, 0, 6),
473 INIT_REGMAP_IRQ(AXP809, ACIN_REMOVAL, 0, 5),
474 INIT_REGMAP_IRQ(AXP809, VBUS_OVER_V, 0, 4),
475 INIT_REGMAP_IRQ(AXP809, VBUS_PLUGIN, 0, 3),
476 INIT_REGMAP_IRQ(AXP809, VBUS_REMOVAL, 0, 2),
477 INIT_REGMAP_IRQ(AXP809, VBUS_V_LOW, 0, 1),
478 INIT_REGMAP_IRQ(AXP809, BATT_PLUGIN, 1, 7),
479 INIT_REGMAP_IRQ(AXP809, BATT_REMOVAL, 1, 6),
480 INIT_REGMAP_IRQ(AXP809, BATT_ENT_ACT_MODE, 1, 5),
481 INIT_REGMAP_IRQ(AXP809, BATT_EXIT_ACT_MODE, 1, 4),
482 INIT_REGMAP_IRQ(AXP809, CHARG, 1, 3),
483 INIT_REGMAP_IRQ(AXP809, CHARG_DONE, 1, 2),
484 INIT_REGMAP_IRQ(AXP809, BATT_CHG_TEMP_HIGH, 2, 7),
485 INIT_REGMAP_IRQ(AXP809, BATT_CHG_TEMP_HIGH_END, 2, 6),
486 INIT_REGMAP_IRQ(AXP809, BATT_CHG_TEMP_LOW, 2, 5),
487 INIT_REGMAP_IRQ(AXP809, BATT_CHG_TEMP_LOW_END, 2, 4),
488 INIT_REGMAP_IRQ(AXP809, BATT_ACT_TEMP_HIGH, 2, 3),
489 INIT_REGMAP_IRQ(AXP809, BATT_ACT_TEMP_HIGH_END, 2, 2),
490 INIT_REGMAP_IRQ(AXP809, BATT_ACT_TEMP_LOW, 2, 1),
491 INIT_REGMAP_IRQ(AXP809, BATT_ACT_TEMP_LOW_END, 2, 0),
492 INIT_REGMAP_IRQ(AXP809, DIE_TEMP_HIGH, 3, 7),
493 INIT_REGMAP_IRQ(AXP809, LOW_PWR_LVL1, 3, 1),
494 INIT_REGMAP_IRQ(AXP809, LOW_PWR_LVL2, 3, 0),
495 INIT_REGMAP_IRQ(AXP809, TIMER, 4, 7),
496 INIT_REGMAP_IRQ(AXP809, PEK_RIS_EDGE, 4, 6),
497 INIT_REGMAP_IRQ(AXP809, PEK_FAL_EDGE, 4, 5),
498 INIT_REGMAP_IRQ(AXP809, PEK_SHORT, 4, 4),
499 INIT_REGMAP_IRQ(AXP809, PEK_LONG, 4, 3),
500 INIT_REGMAP_IRQ(AXP809, PEK_OVER_OFF, 4, 2),
501 INIT_REGMAP_IRQ(AXP809, GPIO1_INPUT, 4, 1),
502 INIT_REGMAP_IRQ(AXP809, GPIO0_INPUT, 4, 0),
503};
504
Michal Suchanekd8d79f82015-07-11 14:59:56 +0200505static const struct regmap_irq_chip axp152_regmap_irq_chip = {
506 .name = "axp152_irq_chip",
507 .status_base = AXP152_IRQ1_STATE,
508 .ack_base = AXP152_IRQ1_STATE,
509 .mask_base = AXP152_IRQ1_EN,
510 .mask_invert = true,
511 .init_ack_masked = true,
512 .irqs = axp152_regmap_irqs,
513 .num_irqs = ARRAY_SIZE(axp152_regmap_irqs),
514 .num_regs = 3,
515};
516
Carlo Caionecfb61a42014-05-01 14:29:27 +0200517static const struct regmap_irq_chip axp20x_regmap_irq_chip = {
518 .name = "axp20x_irq_chip",
519 .status_base = AXP20X_IRQ1_STATE,
520 .ack_base = AXP20X_IRQ1_STATE,
521 .mask_base = AXP20X_IRQ1_EN,
Carlo Caionecfb61a42014-05-01 14:29:27 +0200522 .mask_invert = true,
523 .init_ack_masked = true,
Jacob Panaf7e9062014-10-06 21:17:14 -0700524 .irqs = axp20x_regmap_irqs,
525 .num_irqs = ARRAY_SIZE(axp20x_regmap_irqs),
526 .num_regs = 5,
527
528};
529
Boris BREZILLONf05be582015-04-10 12:09:01 +0800530static const struct regmap_irq_chip axp22x_regmap_irq_chip = {
531 .name = "axp22x_irq_chip",
532 .status_base = AXP20X_IRQ1_STATE,
533 .ack_base = AXP20X_IRQ1_STATE,
534 .mask_base = AXP20X_IRQ1_EN,
535 .mask_invert = true,
536 .init_ack_masked = true,
537 .irqs = axp22x_regmap_irqs,
538 .num_irqs = ARRAY_SIZE(axp22x_regmap_irqs),
539 .num_regs = 5,
540};
541
Jacob Panaf7e9062014-10-06 21:17:14 -0700542static const struct regmap_irq_chip axp288_regmap_irq_chip = {
543 .name = "axp288_irq_chip",
544 .status_base = AXP20X_IRQ1_STATE,
545 .ack_base = AXP20X_IRQ1_STATE,
546 .mask_base = AXP20X_IRQ1_EN,
547 .mask_invert = true,
548 .init_ack_masked = true,
549 .irqs = axp288_regmap_irqs,
550 .num_irqs = ARRAY_SIZE(axp288_regmap_irqs),
551 .num_regs = 6,
552
Carlo Caionecfb61a42014-05-01 14:29:27 +0200553};
554
Icenowy Zheng15783532017-04-17 19:57:40 +0800555static const struct regmap_irq_chip axp803_regmap_irq_chip = {
556 .name = "axp803",
557 .status_base = AXP20X_IRQ1_STATE,
558 .ack_base = AXP20X_IRQ1_STATE,
559 .mask_base = AXP20X_IRQ1_EN,
560 .mask_invert = true,
561 .init_ack_masked = true,
562 .irqs = axp803_regmap_irqs,
563 .num_irqs = ARRAY_SIZE(axp803_regmap_irqs),
564 .num_regs = 6,
565};
566
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800567static const struct regmap_irq_chip axp806_regmap_irq_chip = {
568 .name = "axp806",
569 .status_base = AXP20X_IRQ1_STATE,
570 .ack_base = AXP20X_IRQ1_STATE,
571 .mask_base = AXP20X_IRQ1_EN,
572 .mask_invert = true,
573 .init_ack_masked = true,
574 .irqs = axp806_regmap_irqs,
575 .num_irqs = ARRAY_SIZE(axp806_regmap_irqs),
576 .num_regs = 2,
577};
578
Chen-Yu Tsai20147f02016-03-29 17:22:26 +0800579static const struct regmap_irq_chip axp809_regmap_irq_chip = {
580 .name = "axp809",
581 .status_base = AXP20X_IRQ1_STATE,
582 .ack_base = AXP20X_IRQ1_STATE,
583 .mask_base = AXP20X_IRQ1_EN,
584 .mask_invert = true,
585 .init_ack_masked = true,
586 .irqs = axp809_regmap_irqs,
587 .num_irqs = ARRAY_SIZE(axp809_regmap_irqs),
588 .num_regs = 5,
589};
590
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800591static const struct mfd_cell axp20x_cells[] = {
Carlo Caionecfb61a42014-05-01 14:29:27 +0200592 {
Maxime Ripardb419c162016-07-20 16:11:37 +0200593 .name = "axp20x-gpio",
594 .of_compatible = "x-powers,axp209-gpio",
595 }, {
Hans de Goede8de4efd2015-08-08 17:58:41 +0200596 .name = "axp20x-pek",
597 .num_resources = ARRAY_SIZE(axp20x_pek_resources),
598 .resources = axp20x_pek_resources,
Carlo Caionecfb61a42014-05-01 14:29:27 +0200599 }, {
Hans de Goede8de4efd2015-08-08 17:58:41 +0200600 .name = "axp20x-regulator",
601 }, {
Quentin Schulz4d5e5c32017-03-20 09:16:47 +0100602 .name = "axp20x-adc",
Quentin Schulz034c3c92018-02-28 11:35:56 +0100603 .of_compatible = "x-powers,axp209-adc",
Quentin Schulz4d5e5c32017-03-20 09:16:47 +0100604 }, {
Quentin Schulzb4aeceb2017-04-05 10:10:55 +0200605 .name = "axp20x-battery-power-supply",
606 .of_compatible = "x-powers,axp209-battery-power-supply",
607 }, {
Michael Haascd7cf272016-05-06 07:19:49 +0200608 .name = "axp20x-ac-power-supply",
609 .of_compatible = "x-powers,axp202-ac-power-supply",
610 .num_resources = ARRAY_SIZE(axp20x_ac_power_supply_resources),
611 .resources = axp20x_ac_power_supply_resources,
612 }, {
Hans de Goede8de4efd2015-08-08 17:58:41 +0200613 .name = "axp20x-usb-power-supply",
614 .of_compatible = "x-powers,axp202-usb-power-supply",
615 .num_resources = ARRAY_SIZE(axp20x_usb_power_supply_resources),
616 .resources = axp20x_usb_power_supply_resources,
Carlo Caionecfb61a42014-05-01 14:29:27 +0200617 },
618};
619
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800620static const struct mfd_cell axp221_cells[] = {
Quentin Schulz4c650562016-12-09 12:04:14 +0100621 {
Quentin Schulzf4463632017-07-26 16:28:27 +0800622 .name = "axp221-pek",
Quentin Schulz4c650562016-12-09 12:04:14 +0100623 .num_resources = ARRAY_SIZE(axp22x_pek_resources),
624 .resources = axp22x_pek_resources,
625 }, {
626 .name = "axp20x-regulator",
627 }, {
Quentin Schulz034c3c92018-02-28 11:35:56 +0100628 .name = "axp22x-adc",
629 .of_compatible = "x-powers,axp221-adc",
Quentin Schulz4d5e5c32017-03-20 09:16:47 +0100630 }, {
Quentin Schulz95c4f532017-03-20 09:16:48 +0100631 .name = "axp20x-ac-power-supply",
632 .of_compatible = "x-powers,axp221-ac-power-supply",
633 .num_resources = ARRAY_SIZE(axp20x_ac_power_supply_resources),
634 .resources = axp20x_ac_power_supply_resources,
635 }, {
Quentin Schulzb4aeceb2017-04-05 10:10:55 +0200636 .name = "axp20x-battery-power-supply",
637 .of_compatible = "x-powers,axp221-battery-power-supply",
638 }, {
Quentin Schulz4c650562016-12-09 12:04:14 +0100639 .name = "axp20x-usb-power-supply",
640 .of_compatible = "x-powers,axp221-usb-power-supply",
641 .num_resources = ARRAY_SIZE(axp22x_usb_power_supply_resources),
642 .resources = axp22x_usb_power_supply_resources,
643 },
644};
645
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800646static const struct mfd_cell axp223_cells[] = {
Boris BREZILLONf05be582015-04-10 12:09:01 +0800647 {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200648 .name = "axp221-pek",
649 .num_resources = ARRAY_SIZE(axp22x_pek_resources),
650 .resources = axp22x_pek_resources,
Chen-Yu Tsai6d4fa892015-04-10 12:09:06 +0800651 }, {
Quentin Schulz4d5e5c32017-03-20 09:16:47 +0100652 .name = "axp22x-adc",
Quentin Schulz034c3c92018-02-28 11:35:56 +0100653 .of_compatible = "x-powers,axp221-adc",
Quentin Schulz4d5e5c32017-03-20 09:16:47 +0100654 }, {
Quentin Schulzb4aeceb2017-04-05 10:10:55 +0200655 .name = "axp20x-battery-power-supply",
656 .of_compatible = "x-powers,axp221-battery-power-supply",
657 }, {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200658 .name = "axp20x-regulator",
Hans de Goedeecd98cc2016-06-02 19:18:55 +0200659 }, {
Quentin Schulz95c4f532017-03-20 09:16:48 +0100660 .name = "axp20x-ac-power-supply",
661 .of_compatible = "x-powers,axp221-ac-power-supply",
662 .num_resources = ARRAY_SIZE(axp20x_ac_power_supply_resources),
663 .resources = axp20x_ac_power_supply_resources,
664 }, {
Hans de Goedeecd98cc2016-06-02 19:18:55 +0200665 .name = "axp20x-usb-power-supply",
Quentin Schulz4c650562016-12-09 12:04:14 +0100666 .of_compatible = "x-powers,axp223-usb-power-supply",
Hans de Goedeecd98cc2016-06-02 19:18:55 +0200667 .num_resources = ARRAY_SIZE(axp22x_usb_power_supply_resources),
668 .resources = axp22x_usb_power_supply_resources,
Boris BREZILLONf05be582015-04-10 12:09:01 +0800669 },
670};
671
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800672static const struct mfd_cell axp152_cells[] = {
Michal Suchanekd8d79f82015-07-11 14:59:56 +0200673 {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200674 .name = "axp20x-pek",
675 .num_resources = ARRAY_SIZE(axp152_pek_resources),
676 .resources = axp152_pek_resources,
Michal Suchanekd8d79f82015-07-11 14:59:56 +0200677 },
678};
679
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800680static const struct resource axp288_adc_resources[] = {
Chen-Yu Tsaie26f87e2018-03-29 12:31:14 +0800681 DEFINE_RES_IRQ_NAMED(AXP288_IRQ_GPADC, "GPADC"),
Jacob Panaf7e9062014-10-06 21:17:14 -0700682};
683
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800684static const struct resource axp288_extcon_resources[] = {
Chen-Yu Tsaie26f87e2018-03-29 12:31:14 +0800685 DEFINE_RES_IRQ(AXP288_IRQ_VBUS_FALL),
686 DEFINE_RES_IRQ(AXP288_IRQ_VBUS_RISE),
687 DEFINE_RES_IRQ(AXP288_IRQ_MV_CHNG),
688 DEFINE_RES_IRQ(AXP288_IRQ_BC_USB_CHNG),
Ramakrishna Pallalabdb01f72015-04-03 00:49:47 +0530689};
690
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800691static const struct resource axp288_charger_resources[] = {
Chen-Yu Tsaie26f87e2018-03-29 12:31:14 +0800692 DEFINE_RES_IRQ(AXP288_IRQ_OV),
693 DEFINE_RES_IRQ(AXP288_IRQ_DONE),
694 DEFINE_RES_IRQ(AXP288_IRQ_CHARGING),
695 DEFINE_RES_IRQ(AXP288_IRQ_SAFE_QUIT),
696 DEFINE_RES_IRQ(AXP288_IRQ_SAFE_ENTER),
697 DEFINE_RES_IRQ(AXP288_IRQ_QCBTU),
698 DEFINE_RES_IRQ(AXP288_IRQ_CBTU),
699 DEFINE_RES_IRQ(AXP288_IRQ_QCBTO),
700 DEFINE_RES_IRQ(AXP288_IRQ_CBTO),
Jacob Panaf7e9062014-10-06 21:17:14 -0700701};
702
Hans de Goede32679a72021-07-17 18:25:28 +0200703static const char * const axp288_fuel_gauge_suppliers[] = { "axp288_charger" };
704
705static const struct property_entry axp288_fuel_gauge_properties[] = {
706 PROPERTY_ENTRY_STRING_ARRAY("supplied-from", axp288_fuel_gauge_suppliers),
707 { }
708};
709
710static const struct software_node axp288_fuel_gauge_sw_node = {
711 .name = "axp288_fuel_gauge",
712 .properties = axp288_fuel_gauge_properties,
713};
714
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800715static const struct mfd_cell axp288_cells[] = {
Jacob Panaf7e9062014-10-06 21:17:14 -0700716 {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200717 .name = "axp288_adc",
718 .num_resources = ARRAY_SIZE(axp288_adc_resources),
719 .resources = axp288_adc_resources,
720 }, {
721 .name = "axp288_extcon",
722 .num_resources = ARRAY_SIZE(axp288_extcon_resources),
723 .resources = axp288_extcon_resources,
724 }, {
725 .name = "axp288_charger",
726 .num_resources = ARRAY_SIZE(axp288_charger_resources),
727 .resources = axp288_charger_resources,
728 }, {
729 .name = "axp288_fuel_gauge",
730 .num_resources = ARRAY_SIZE(axp288_fuel_gauge_resources),
731 .resources = axp288_fuel_gauge_resources,
Hans de Goede32679a72021-07-17 18:25:28 +0200732 .swnode = &axp288_fuel_gauge_sw_node,
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200733 }, {
734 .name = "axp221-pek",
735 .num_resources = ARRAY_SIZE(axp288_power_button_resources),
736 .resources = axp288_power_button_resources,
737 }, {
738 .name = "axp288_pmic_acpi",
Aaron Lud8139f62014-11-24 17:24:47 +0800739 },
Jacob Panaf7e9062014-10-06 21:17:14 -0700740};
741
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800742static const struct mfd_cell axp803_cells[] = {
Icenowy Zheng15783532017-04-17 19:57:40 +0800743 {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200744 .name = "axp221-pek",
745 .num_resources = ARRAY_SIZE(axp803_pek_resources),
746 .resources = axp803_pek_resources,
Oskari Lemmelaea90e7b2018-12-08 19:58:47 +0200747 }, {
748 .name = "axp20x-gpio",
749 .of_compatible = "x-powers,axp813-gpio",
750 }, {
751 .name = "axp813-adc",
752 .of_compatible = "x-powers,axp813-adc",
753 }, {
754 .name = "axp20x-battery-power-supply",
755 .of_compatible = "x-powers,axp813-battery-power-supply",
756 }, {
757 .name = "axp20x-ac-power-supply",
758 .of_compatible = "x-powers,axp813-ac-power-supply",
759 .num_resources = ARRAY_SIZE(axp20x_ac_power_supply_resources),
760 .resources = axp20x_ac_power_supply_resources,
Chen-Yu Tsaie7037d752019-04-19 00:18:02 +0800761 }, {
762 .name = "axp20x-usb-power-supply",
763 .num_resources = ARRAY_SIZE(axp803_usb_power_supply_resources),
764 .resources = axp803_usb_power_supply_resources,
765 .of_compatible = "x-powers,axp813-usb-power-supply",
Icenowy Zheng9b79ff12017-05-18 15:16:50 +0800766 },
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200767 { .name = "axp20x-regulator" },
Icenowy Zheng15783532017-04-17 19:57:40 +0800768};
769
Chen-Yu Tsai06f49012018-07-13 00:04:49 +0800770static const struct mfd_cell axp806_self_working_cells[] = {
771 {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200772 .name = "axp221-pek",
773 .num_resources = ARRAY_SIZE(axp806_pek_resources),
774 .resources = axp806_pek_resources,
Chen-Yu Tsai06f49012018-07-13 00:04:49 +0800775 },
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200776 { .name = "axp20x-regulator" },
Chen-Yu Tsai06f49012018-07-13 00:04:49 +0800777};
778
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800779static const struct mfd_cell axp806_cells[] = {
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800780 {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200781 .id = 2,
782 .name = "axp20x-regulator",
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800783 },
784};
785
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800786static const struct mfd_cell axp809_cells[] = {
Chen-Yu Tsai20147f02016-03-29 17:22:26 +0800787 {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200788 .name = "axp221-pek",
789 .num_resources = ARRAY_SIZE(axp809_pek_resources),
790 .resources = axp809_pek_resources,
Chen-Yu Tsai20147f02016-03-29 17:22:26 +0800791 }, {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200792 .id = 1,
793 .name = "axp20x-regulator",
Chen-Yu Tsai20147f02016-03-29 17:22:26 +0800794 },
795};
796
Chen-Yu Tsai531a4692018-03-29 12:31:13 +0800797static const struct mfd_cell axp813_cells[] = {
Chen-Yu Tsai73037332017-07-26 16:28:26 +0800798 {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200799 .name = "axp221-pek",
800 .num_resources = ARRAY_SIZE(axp803_pek_resources),
801 .resources = axp803_pek_resources,
Chen-Yu Tsai9a432062017-10-18 16:31:31 +0800802 }, {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200803 .name = "axp20x-regulator",
Quentin Schulz2bb32532017-12-05 15:46:47 +0100804 }, {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200805 .name = "axp20x-gpio",
806 .of_compatible = "x-powers,axp813-gpio",
Quentin Schulze5d590f2018-02-28 11:35:57 +0100807 }, {
Chen-Yu Tsai753a8d02018-12-08 19:58:46 +0200808 .name = "axp813-adc",
809 .of_compatible = "x-powers,axp813-adc",
Quentin Schulz67203282018-02-28 11:36:01 +0100810 }, {
811 .name = "axp20x-battery-power-supply",
812 .of_compatible = "x-powers,axp813-battery-power-supply",
Oskari Lemmela4a19f9a2018-11-20 19:52:10 +0200813 }, {
814 .name = "axp20x-ac-power-supply",
815 .of_compatible = "x-powers,axp813-ac-power-supply",
816 .num_resources = ARRAY_SIZE(axp20x_ac_power_supply_resources),
817 .resources = axp20x_ac_power_supply_resources,
Quentin Schulz129fc672019-03-21 16:48:48 +0800818 }, {
819 .name = "axp20x-usb-power-supply",
820 .num_resources = ARRAY_SIZE(axp803_usb_power_supply_resources),
821 .resources = axp803_usb_power_supply_resources,
822 .of_compatible = "x-powers,axp813-usb-power-supply",
Quentin Schulze5d590f2018-02-28 11:35:57 +0100823 },
Chen-Yu Tsai73037332017-07-26 16:28:26 +0800824};
825
Carlo Caionecfb61a42014-05-01 14:29:27 +0200826static struct axp20x_dev *axp20x_pm_power_off;
827static void axp20x_power_off(void)
828{
Jacob Panaf7e9062014-10-06 21:17:14 -0700829 if (axp20x_pm_power_off->variant == AXP288_ID)
830 return;
831
Carlo Caionecfb61a42014-05-01 14:29:27 +0200832 regmap_write(axp20x_pm_power_off->regmap, AXP20X_OFF_CTRL,
833 AXP20X_OFF);
Hans de Goede179dc632016-06-05 15:50:48 +0200834
835 /* Give capacitors etc. time to drain to avoid kernel panic msg. */
836 msleep(500);
Carlo Caionecfb61a42014-05-01 14:29:27 +0200837}
838
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +0800839int axp20x_match_device(struct axp20x_dev *axp20x)
Jacob Panaf7e9062014-10-06 21:17:14 -0700840{
Chen-Yu Tsaie47a3cf2016-02-12 10:02:39 +0800841 struct device *dev = axp20x->dev;
Jacob Panaf7e9062014-10-06 21:17:14 -0700842 const struct acpi_device_id *acpi_id;
843 const struct of_device_id *of_id;
844
845 if (dev->of_node) {
Chen-Yu Tsaiaf7acc32016-02-12 10:02:40 +0800846 of_id = of_match_device(dev->driver->of_match_table, dev);
Jacob Panaf7e9062014-10-06 21:17:14 -0700847 if (!of_id) {
848 dev_err(dev, "Unable to match OF ID\n");
849 return -ENODEV;
850 }
Chen-Yu Tsai2260a452016-02-12 10:02:43 +0800851 axp20x->variant = (long)of_id->data;
Jacob Panaf7e9062014-10-06 21:17:14 -0700852 } else {
853 acpi_id = acpi_match_device(dev->driver->acpi_match_table, dev);
854 if (!acpi_id || !acpi_id->driver_data) {
855 dev_err(dev, "Unable to match ACPI ID and data\n");
856 return -ENODEV;
857 }
Chen-Yu Tsai2260a452016-02-12 10:02:43 +0800858 axp20x->variant = (long)acpi_id->driver_data;
Jacob Panaf7e9062014-10-06 21:17:14 -0700859 }
860
861 switch (axp20x->variant) {
Michal Suchanekd8d79f82015-07-11 14:59:56 +0200862 case AXP152_ID:
863 axp20x->nr_cells = ARRAY_SIZE(axp152_cells);
864 axp20x->cells = axp152_cells;
865 axp20x->regmap_cfg = &axp152_regmap_config;
866 axp20x->regmap_irq_chip = &axp152_regmap_irq_chip;
867 break;
Jacob Panaf7e9062014-10-06 21:17:14 -0700868 case AXP202_ID:
869 case AXP209_ID:
870 axp20x->nr_cells = ARRAY_SIZE(axp20x_cells);
871 axp20x->cells = axp20x_cells;
872 axp20x->regmap_cfg = &axp20x_regmap_config;
873 axp20x->regmap_irq_chip = &axp20x_regmap_irq_chip;
874 break;
Boris BREZILLONf05be582015-04-10 12:09:01 +0800875 case AXP221_ID:
Quentin Schulz4c650562016-12-09 12:04:14 +0100876 axp20x->nr_cells = ARRAY_SIZE(axp221_cells);
877 axp20x->cells = axp221_cells;
878 axp20x->regmap_cfg = &axp22x_regmap_config;
879 axp20x->regmap_irq_chip = &axp22x_regmap_irq_chip;
880 break;
Chen-Yu Tsai02071f02016-02-12 10:02:44 +0800881 case AXP223_ID:
Quentin Schulz4c650562016-12-09 12:04:14 +0100882 axp20x->nr_cells = ARRAY_SIZE(axp223_cells);
883 axp20x->cells = axp223_cells;
Boris BREZILLONf05be582015-04-10 12:09:01 +0800884 axp20x->regmap_cfg = &axp22x_regmap_config;
885 axp20x->regmap_irq_chip = &axp22x_regmap_irq_chip;
886 break;
Jacob Panaf7e9062014-10-06 21:17:14 -0700887 case AXP288_ID:
888 axp20x->cells = axp288_cells;
889 axp20x->nr_cells = ARRAY_SIZE(axp288_cells);
890 axp20x->regmap_cfg = &axp288_regmap_config;
891 axp20x->regmap_irq_chip = &axp288_regmap_irq_chip;
Hans de Goede0a5454c2016-12-14 14:52:05 +0100892 axp20x->irq_flags = IRQF_TRIGGER_LOW;
Jacob Panaf7e9062014-10-06 21:17:14 -0700893 break;
Icenowy Zheng15783532017-04-17 19:57:40 +0800894 case AXP803_ID:
895 axp20x->nr_cells = ARRAY_SIZE(axp803_cells);
896 axp20x->cells = axp803_cells;
897 axp20x->regmap_cfg = &axp288_regmap_config;
898 axp20x->regmap_irq_chip = &axp803_regmap_irq_chip;
899 break;
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800900 case AXP806_ID:
Andre Przywara3efc4652021-05-19 11:41:37 +0100901 /*
902 * Don't register the power key part if in slave mode or
903 * if there is no interrupt line.
904 */
Chen-Yu Tsai06f49012018-07-13 00:04:49 +0800905 if (of_property_read_bool(axp20x->dev->of_node,
Andre Przywara3efc4652021-05-19 11:41:37 +0100906 "x-powers,self-working-mode") &&
907 axp20x->irq > 0) {
Chen-Yu Tsai06f49012018-07-13 00:04:49 +0800908 axp20x->nr_cells = ARRAY_SIZE(axp806_self_working_cells);
909 axp20x->cells = axp806_self_working_cells;
910 } else {
911 axp20x->nr_cells = ARRAY_SIZE(axp806_cells);
912 axp20x->cells = axp806_cells;
913 }
Chen-Yu Tsai8824ee82016-08-27 15:55:38 +0800914 axp20x->regmap_cfg = &axp806_regmap_config;
915 axp20x->regmap_irq_chip = &axp806_regmap_irq_chip;
916 break;
Chen-Yu Tsai20147f02016-03-29 17:22:26 +0800917 case AXP809_ID:
918 axp20x->nr_cells = ARRAY_SIZE(axp809_cells);
919 axp20x->cells = axp809_cells;
920 axp20x->regmap_cfg = &axp22x_regmap_config;
921 axp20x->regmap_irq_chip = &axp809_regmap_irq_chip;
922 break;
Chen-Yu Tsai73037332017-07-26 16:28:26 +0800923 case AXP813_ID:
924 axp20x->nr_cells = ARRAY_SIZE(axp813_cells);
925 axp20x->cells = axp813_cells;
926 axp20x->regmap_cfg = &axp288_regmap_config;
927 /*
928 * The IRQ table given in the datasheet is incorrect.
929 * In IRQ enable/status registers 1, there are separate
930 * IRQs for ACIN and VBUS, instead of bits [7:5] being
931 * the same as bits [4:2]. So it shares the same IRQs
932 * as the AXP803, rather than the AXP288.
933 */
934 axp20x->regmap_irq_chip = &axp803_regmap_irq_chip;
935 break;
Jacob Panaf7e9062014-10-06 21:17:14 -0700936 default:
937 dev_err(dev, "unsupported AXP20X ID %lu\n", axp20x->variant);
938 return -EINVAL;
939 }
940 dev_info(dev, "AXP20x variant %s found\n",
Chen-Yu Tsai2260a452016-02-12 10:02:43 +0800941 axp20x_model_names[axp20x->variant]);
Jacob Panaf7e9062014-10-06 21:17:14 -0700942
943 return 0;
944}
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +0800945EXPORT_SYMBOL(axp20x_match_device);
Jacob Panaf7e9062014-10-06 21:17:14 -0700946
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +0800947int axp20x_device_probe(struct axp20x_dev *axp20x)
Carlo Caionecfb61a42014-05-01 14:29:27 +0200948{
Carlo Caionecfb61a42014-05-01 14:29:27 +0200949 int ret;
950
Chen-Yu Tsai696f0b32017-01-05 12:01:03 +0800951 /*
952 * The AXP806 supports either master/standalone or slave mode.
953 * Slave mode allows sharing the serial bus, even with multiple
954 * AXP806 which all have the same hardware address.
955 *
956 * This is done with extra "serial interface address extension",
957 * or AXP806_BUS_ADDR_EXT, and "register address extension", or
958 * AXP806_REG_ADDR_EXT, registers. The former is read-only, with
959 * 1 bit customizable at the factory, and 1 bit depending on the
960 * state of an external pin. The latter is writable. The device
961 * will only respond to operations to its other registers when
962 * the these device addressing bits (in the upper 4 bits of the
963 * registers) match.
964 *
Rask Ingemann Lambertsenc0369692017-02-22 20:42:02 +0100965 * By default we support an AXP806 chained to an AXP809 in slave
966 * mode. Boards which use an AXP806 in master mode can set the
967 * property "x-powers,master-mode" to override the default.
Chen-Yu Tsai696f0b32017-01-05 12:01:03 +0800968 */
Rask Ingemann Lambertsenc0369692017-02-22 20:42:02 +0100969 if (axp20x->variant == AXP806_ID) {
970 if (of_property_read_bool(axp20x->dev->of_node,
Chen-Yu Tsai06f49012018-07-13 00:04:49 +0800971 "x-powers,master-mode") ||
972 of_property_read_bool(axp20x->dev->of_node,
973 "x-powers,self-working-mode"))
Rask Ingemann Lambertsenc0369692017-02-22 20:42:02 +0100974 regmap_write(axp20x->regmap, AXP806_REG_ADDR_EXT,
975 AXP806_REG_ADDR_EXT_ADDR_MASTER_MODE);
976 else
977 regmap_write(axp20x->regmap, AXP806_REG_ADDR_EXT,
978 AXP806_REG_ADDR_EXT_ADDR_SLAVE_MODE);
979 }
Chen-Yu Tsai696f0b32017-01-05 12:01:03 +0800980
Andre Przywara3efc4652021-05-19 11:41:37 +0100981 /* Only if there is an interrupt line connected towards the CPU. */
982 if (axp20x->irq > 0) {
983 ret = regmap_add_irq_chip(axp20x->regmap, axp20x->irq,
984 IRQF_ONESHOT | IRQF_SHARED | axp20x->irq_flags,
985 -1, axp20x->regmap_irq_chip,
986 &axp20x->regmap_irqc);
987 if (ret) {
988 dev_err(axp20x->dev, "failed to add irq chip: %d\n",
989 ret);
990 return ret;
991 }
Carlo Caionecfb61a42014-05-01 14:29:27 +0200992 }
993
Jacob Panaf7e9062014-10-06 21:17:14 -0700994 ret = mfd_add_devices(axp20x->dev, -1, axp20x->cells,
Chen-Yu Tsai2260a452016-02-12 10:02:43 +0800995 axp20x->nr_cells, NULL, 0, NULL);
Carlo Caionecfb61a42014-05-01 14:29:27 +0200996
997 if (ret) {
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +0800998 dev_err(axp20x->dev, "failed to add MFD devices: %d\n", ret);
999 regmap_del_irq_chip(axp20x->irq, axp20x->regmap_irqc);
Carlo Caionecfb61a42014-05-01 14:29:27 +02001000 return ret;
1001 }
1002
1003 if (!pm_power_off) {
1004 axp20x_pm_power_off = axp20x;
1005 pm_power_off = axp20x_power_off;
1006 }
1007
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +08001008 dev_info(axp20x->dev, "AXP20X driver loaded\n");
Carlo Caionecfb61a42014-05-01 14:29:27 +02001009
1010 return 0;
1011}
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +08001012EXPORT_SYMBOL(axp20x_device_probe);
Carlo Caionecfb61a42014-05-01 14:29:27 +02001013
Uwe Kleine-König3c15e002020-11-26 11:41:42 +01001014void axp20x_device_remove(struct axp20x_dev *axp20x)
Carlo Caionecfb61a42014-05-01 14:29:27 +02001015{
Carlo Caionecfb61a42014-05-01 14:29:27 +02001016 if (axp20x == axp20x_pm_power_off) {
1017 axp20x_pm_power_off = NULL;
1018 pm_power_off = NULL;
1019 }
1020
1021 mfd_remove_devices(axp20x->dev);
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +08001022 regmap_del_irq_chip(axp20x->irq, axp20x->regmap_irqc);
Carlo Caionecfb61a42014-05-01 14:29:27 +02001023}
Chen-Yu Tsai4fd41152016-02-12 10:02:42 +08001024EXPORT_SYMBOL(axp20x_device_remove);
Carlo Caionecfb61a42014-05-01 14:29:27 +02001025
1026MODULE_DESCRIPTION("PMIC MFD core driver for AXP20X");
1027MODULE_AUTHOR("Carlo Caione <carlo@caione.org>");
1028MODULE_LICENSE("GPL");