Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / 3313e3d4333ccbf8bd7c816775cfe9aca623bd8a / . / drivers / gpu / drm / radeon / radeon_asic.h
blob: 9ac71b8d1b9de3a1e72e80490c806a3aa6c6f5b2 [file] [log] [blame]
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#ifndef __RADEON_ASIC_H__
29#define __RADEON_ASIC_H__
30
31/*
32 * common functions
33 */
Rafał Miłecki74338742009-11-03 00:53:02 +0100[diff] [blame]34uint32_t radeon_legacy_get_engine_clock(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]35void radeon_legacy_set_engine_clock(struct radeon_device *rdev, uint32_t eng_clock);
Rafał Miłecki5ea597f2009-12-17 13:50:09 +0100[diff] [blame]36uint32_t radeon_legacy_get_memory_clock(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]37void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
38
Rafał Miłecki74338742009-11-03 00:53:02 +0100[diff] [blame]39uint32_t radeon_atom_get_engine_clock(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]40void radeon_atom_set_engine_clock(struct radeon_device *rdev, uint32_t eng_clock);
Rafał Miłecki74338742009-11-03 00:53:02 +0100[diff] [blame]41uint32_t radeon_atom_get_memory_clock(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]42void radeon_atom_set_memory_clock(struct radeon_device *rdev, uint32_t mem_clock);
43void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
44
45/*
Pauli Nieminen44ca7472010-02-11 17:25:47 +0000[diff] [blame]46 * r100,rv100,rs100,rv200,rs200
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]47 */
Daniel Vetter2b497502010-03-11 21:19:18 +0000[diff] [blame]48struct r100_mc_save {
49 u32 GENMO_WT;
50 u32 CRTC_EXT_CNTL;
51 u32 CRTC_GEN_CNTL;
52 u32 CRTC2_GEN_CNTL;
53 u32 CUR_OFFSET;
54 u32 CUR2_OFFSET;
55};
56int r100_init(struct radeon_device *rdev);
57void r100_fini(struct radeon_device *rdev);
58int r100_suspend(struct radeon_device *rdev);
59int r100_resume(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]60uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg);
61void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Dave Airlie28d52042009-09-21 14:33:58 +1000[diff] [blame]62void r100_vga_set_state(struct radeon_device *rdev, bool state);
Jerome Glisse225758d2010-03-09 14:45:10 +0000[diff] [blame]63bool r100_gpu_is_lockup(struct radeon_device *rdev);
Jerome Glissea2d07b72010-03-09 14:45:11 +0000[diff] [blame]64int r100_asic_reset(struct radeon_device *rdev);
Michel Dänzer7ed220d2009-08-13 11:10:51 +0200[diff] [blame]65u32 r100_get_vblank_counter(struct radeon_device *rdev, int crtc);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]66void r100_pci_gart_tlb_flush(struct radeon_device *rdev);
67int r100_pci_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]68void r100_cp_commit(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]69void r100_ring_start(struct radeon_device *rdev);
70int r100_irq_set(struct radeon_device *rdev);
71int r100_irq_process(struct radeon_device *rdev);
72void r100_fence_ring_emit(struct radeon_device *rdev,
73 struct radeon_fence *fence);
74int r100_cs_parse(struct radeon_cs_parser *p);
75void r100_pll_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
76uint32_t r100_pll_rreg(struct radeon_device *rdev, uint32_t reg);
77int r100_copy_blit(struct radeon_device *rdev,
78 uint64_t src_offset,
79 uint64_t dst_offset,
80 unsigned num_pages,
81 struct radeon_fence *fence);
Dave Airliee024e112009-06-24 09:48:08 +1000[diff] [blame]82int r100_set_surface_reg(struct radeon_device *rdev, int reg,
83 uint32_t tiling_flags, uint32_t pitch,
84 uint32_t offset, uint32_t obj_size);
Daniel Vetter9479c542010-03-11 21:19:16 +0000[diff] [blame]85void r100_clear_surface_reg(struct radeon_device *rdev, int reg);
Jerome Glissec93bb852009-07-13 21:04:08 +0200[diff] [blame]86void r100_bandwidth_update(struct radeon_device *rdev);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]87void r100_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]88int r100_ring_test(struct radeon_device *rdev);
Alex Deucher429770b2009-12-04 15:26:55 -0500[diff] [blame]89void r100_hpd_init(struct radeon_device *rdev);
90void r100_hpd_fini(struct radeon_device *rdev);
91bool r100_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);
92void r100_hpd_set_polarity(struct radeon_device *rdev,
93 enum radeon_hpd_id hpd);
Daniel Vetter2b497502010-03-11 21:19:18 +0000[diff] [blame]94int r100_debugfs_rbbm_init(struct radeon_device *rdev);
95int r100_debugfs_cp_init(struct radeon_device *rdev);
96void r100_cp_disable(struct radeon_device *rdev);
97int r100_cp_init(struct radeon_device *rdev, unsigned ring_size);
98void r100_cp_fini(struct radeon_device *rdev);
99int r100_pci_gart_init(struct radeon_device *rdev);
100void r100_pci_gart_fini(struct radeon_device *rdev);
101int r100_pci_gart_enable(struct radeon_device *rdev);
102void r100_pci_gart_disable(struct radeon_device *rdev);
103int r100_debugfs_mc_info_init(struct radeon_device *rdev);
104int r100_gui_wait_for_idle(struct radeon_device *rdev);
105void r100_ib_fini(struct radeon_device *rdev);
106int r100_ib_init(struct radeon_device *rdev);
107void r100_irq_disable(struct radeon_device *rdev);
108void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
109void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
110void r100_vram_init_sizes(struct radeon_device *rdev);
Daniel Vetter2b497502010-03-11 21:19:18 +0000[diff] [blame]111int r100_cp_reset(struct radeon_device *rdev);
112void r100_vga_render_disable(struct radeon_device *rdev);
Dave Airlie4c712e62010-07-15 12:13:50 +1000[diff] [blame]113void r100_restore_sanity(struct radeon_device *rdev);
Daniel Vetter2b497502010-03-11 21:19:18 +0000[diff] [blame]114int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
115 struct radeon_cs_packet *pkt,
116 struct radeon_bo *robj);
117int r100_cs_parse_packet0(struct radeon_cs_parser *p,
118 struct radeon_cs_packet *pkt,
119 const unsigned *auth, unsigned n,
120 radeon_packet0_check_t check);
121int r100_cs_packet_parse(struct radeon_cs_parser *p,
122 struct radeon_cs_packet *pkt,
123 unsigned idx);
124void r100_enable_bm(struct radeon_device *rdev);
125void r100_set_common_regs(struct radeon_device *rdev);
Jerome Glisse90aca4d2010-03-09 14:45:12 +0000[diff] [blame]126void r100_bm_disable(struct radeon_device *rdev);
Alex Deucherdef9ba92010-04-22 12:39:58 -0400[diff] [blame]127extern bool r100_gui_idle(struct radeon_device *rdev);
Alex Deucher49e02b72010-04-23 17:57:27 -0400[diff] [blame]128extern void r100_pm_misc(struct radeon_device *rdev);
129extern void r100_pm_prepare(struct radeon_device *rdev);
130extern void r100_pm_finish(struct radeon_device *rdev);
Alex Deucherce8f5372010-05-07 15:10:16 -0400[diff] [blame]131extern void r100_pm_init_profile(struct radeon_device *rdev);
132extern void r100_pm_get_dynpm_state(struct radeon_device *rdev);
Alex Deucher6f34be52010-11-21 10:59:01 -0500[diff] [blame]133extern void r100_pre_page_flip(struct radeon_device *rdev, int crtc);
134extern u32 r100_page_flip(struct radeon_device *rdev, int crtc, u64 crtc_base);
135extern void r100_post_page_flip(struct radeon_device *rdev, int crtc);
Alex Deucherbae6b5622010-04-22 13:38:05 -0400[diff] [blame]136
Pauli Nieminen44ca7472010-02-11 17:25:47 +0000[diff] [blame]137/*
138 * r200,rv250,rs300,rv280
139 */
140extern int r200_copy_dma(struct radeon_device *rdev,
141 uint64_t src_offset,
142 uint64_t dst_offset,
143 unsigned num_pages,
Jerome Glisse225758d2010-03-09 14:45:10 +0000[diff] [blame]144 struct radeon_fence *fence);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]145
146/*
147 * r300,r350,rv350,rv380
148 */
Jerome Glisse207bf9e2009-09-30 15:35:32 +0200[diff] [blame]149extern int r300_init(struct radeon_device *rdev);
150extern void r300_fini(struct radeon_device *rdev);
151extern int r300_suspend(struct radeon_device *rdev);
152extern int r300_resume(struct radeon_device *rdev);
Jerome Glisse225758d2010-03-09 14:45:10 +0000[diff] [blame]153extern bool r300_gpu_is_lockup(struct radeon_device *rdev);
Jerome Glissea2d07b72010-03-09 14:45:11 +0000[diff] [blame]154extern int r300_asic_reset(struct radeon_device *rdev);
Jerome Glisse207bf9e2009-09-30 15:35:32 +0200[diff] [blame]155extern void r300_ring_start(struct radeon_device *rdev);
156extern void r300_fence_ring_emit(struct radeon_device *rdev,
157 struct radeon_fence *fence);
158extern int r300_cs_parse(struct radeon_cs_parser *p);
159extern void rv370_pcie_gart_tlb_flush(struct radeon_device *rdev);
160extern int rv370_pcie_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
161extern uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg);
162extern void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
163extern void rv370_set_pcie_lanes(struct radeon_device *rdev, int lanes);
Alex Deucherc836a412009-12-23 10:07:50 -0500[diff] [blame]164extern int rv370_get_pcie_lanes(struct radeon_device *rdev);
Pauli Nieminen44ca7472010-02-11 17:25:47 +0000[diff] [blame]165
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]166/*
167 * r420,r423,rv410
168 */
Jerome Glisse9f022dd2009-09-11 15:35:22 +0200[diff] [blame]169extern int r420_init(struct radeon_device *rdev);
170extern void r420_fini(struct radeon_device *rdev);
171extern int r420_suspend(struct radeon_device *rdev);
172extern int r420_resume(struct radeon_device *rdev);
Alex Deucherce8f5372010-05-07 15:10:16 -0400[diff] [blame]173extern void r420_pm_init_profile(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]174
175/*
176 * rs400,rs480
177 */
Jerome Glisseca6ffc62009-10-01 10:20:52 +0200[diff] [blame]178extern int rs400_init(struct radeon_device *rdev);
179extern void rs400_fini(struct radeon_device *rdev);
180extern int rs400_suspend(struct radeon_device *rdev);
181extern int rs400_resume(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]182void rs400_gart_tlb_flush(struct radeon_device *rdev);
183int rs400_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
184uint32_t rs400_mc_rreg(struct radeon_device *rdev, uint32_t reg);
185void rs400_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]186
187/*
188 * rs600.
189 */
Jerome Glisse90aca4d2010-03-09 14:45:12 +0000[diff] [blame]190extern int rs600_asic_reset(struct radeon_device *rdev);
Jerome Glissec010f802009-09-30 22:09:06 +0200[diff] [blame]191extern int rs600_init(struct radeon_device *rdev);
192extern void rs600_fini(struct radeon_device *rdev);
193extern int rs600_suspend(struct radeon_device *rdev);
194extern int rs600_resume(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]195int rs600_irq_set(struct radeon_device *rdev);
Michel Dänzer7ed220d2009-08-13 11:10:51 +0200[diff] [blame]196int rs600_irq_process(struct radeon_device *rdev);
197u32 rs600_get_vblank_counter(struct radeon_device *rdev, int crtc);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]198void rs600_gart_tlb_flush(struct radeon_device *rdev);
199int rs600_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
200uint32_t rs600_mc_rreg(struct radeon_device *rdev, uint32_t reg);
201void rs600_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Jerome Glissec93bb852009-07-13 21:04:08 +0200[diff] [blame]202void rs600_bandwidth_update(struct radeon_device *rdev);
Alex Deucher429770b2009-12-04 15:26:55 -0500[diff] [blame]203void rs600_hpd_init(struct radeon_device *rdev);
204void rs600_hpd_fini(struct radeon_device *rdev);
205bool rs600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);
206void rs600_hpd_set_polarity(struct radeon_device *rdev,
207 enum radeon_hpd_id hpd);
Alex Deucher49e02b72010-04-23 17:57:27 -0400[diff] [blame]208extern void rs600_pm_misc(struct radeon_device *rdev);
209extern void rs600_pm_prepare(struct radeon_device *rdev);
210extern void rs600_pm_finish(struct radeon_device *rdev);
Alex Deucher6f34be52010-11-21 10:59:01 -0500[diff] [blame]211extern void rs600_pre_page_flip(struct radeon_device *rdev, int crtc);
212extern u32 rs600_page_flip(struct radeon_device *rdev, int crtc, u64 crtc_base);
213extern void rs600_post_page_flip(struct radeon_device *rdev, int crtc);
Alex Deucher429770b2009-12-04 15:26:55 -0500[diff] [blame]214
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]215/*
216 * rs690,rs740
217 */
Jerome Glisse3bc68532009-10-01 09:39:24 +0200[diff] [blame]218int rs690_init(struct radeon_device *rdev);
219void rs690_fini(struct radeon_device *rdev);
220int rs690_resume(struct radeon_device *rdev);
221int rs690_suspend(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]222uint32_t rs690_mc_rreg(struct radeon_device *rdev, uint32_t reg);
223void rs690_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Jerome Glissec93bb852009-07-13 21:04:08 +0200[diff] [blame]224void rs690_bandwidth_update(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]225
226/*
227 * rv515
228 */
Jerome Glisse068a1172009-06-17 13:28:30 +0200[diff] [blame]229int rv515_init(struct radeon_device *rdev);
Jerome Glissed39c3b82009-09-28 18:34:43 +0200[diff] [blame]230void rv515_fini(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]231uint32_t rv515_mc_rreg(struct radeon_device *rdev, uint32_t reg);
232void rv515_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
233void rv515_ring_start(struct radeon_device *rdev);
234uint32_t rv515_pcie_rreg(struct radeon_device *rdev, uint32_t reg);
235void rv515_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Jerome Glissec93bb852009-07-13 21:04:08 +0200[diff] [blame]236void rv515_bandwidth_update(struct radeon_device *rdev);
Jerome Glissed39c3b82009-09-28 18:34:43 +0200[diff] [blame]237int rv515_resume(struct radeon_device *rdev);
238int rv515_suspend(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]239
240/*
241 * r520,rv530,rv560,rv570,r580
242 */
Jerome Glissed39c3b82009-09-28 18:34:43 +0200[diff] [blame]243int r520_init(struct radeon_device *rdev);
Jerome Glissef0ed1f62009-09-28 20:39:19 +0200[diff] [blame]244int r520_resume(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]245
246/*
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]247 * r600,rv610,rv630,rv620,rv635,rv670,rs780,rs880
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]248 */
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]249int r600_init(struct radeon_device *rdev);
250void r600_fini(struct radeon_device *rdev);
251int r600_suspend(struct radeon_device *rdev);
252int r600_resume(struct radeon_device *rdev);
Dave Airlie28d52042009-09-21 14:33:58 +1000[diff] [blame]253void r600_vga_set_state(struct radeon_device *rdev, bool state);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]254int r600_wb_init(struct radeon_device *rdev);
255void r600_wb_fini(struct radeon_device *rdev);
256void r600_cp_commit(struct radeon_device *rdev);
257void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]258uint32_t r600_pciep_rreg(struct radeon_device *rdev, uint32_t reg);
259void r600_pciep_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]260int r600_cs_parse(struct radeon_cs_parser *p);
261void r600_fence_ring_emit(struct radeon_device *rdev,
262 struct radeon_fence *fence);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]263int r600_irq_process(struct radeon_device *rdev);
264int r600_irq_set(struct radeon_device *rdev);
Jerome Glisse225758d2010-03-09 14:45:10 +0000[diff] [blame]265bool r600_gpu_is_lockup(struct radeon_device *rdev);
Jerome Glissea2d07b72010-03-09 14:45:11 +0000[diff] [blame]266int r600_asic_reset(struct radeon_device *rdev);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]267int r600_set_surface_reg(struct radeon_device *rdev, int reg,
268 uint32_t tiling_flags, uint32_t pitch,
269 uint32_t offset, uint32_t obj_size);
Daniel Vetter9479c542010-03-11 21:19:16 +0000[diff] [blame]270void r600_clear_surface_reg(struct radeon_device *rdev, int reg);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]271void r600_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]272int r600_ring_test(struct radeon_device *rdev);
273int r600_copy_blit(struct radeon_device *rdev,
274 uint64_t src_offset, uint64_t dst_offset,
275 unsigned num_pages, struct radeon_fence *fence);
Alex Deucher429770b2009-12-04 15:26:55 -0500[diff] [blame]276void r600_hpd_init(struct radeon_device *rdev);
277void r600_hpd_fini(struct radeon_device *rdev);
278bool r600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);
279void r600_hpd_set_polarity(struct radeon_device *rdev,
280 enum radeon_hpd_id hpd);
Jerome Glisse062b3892010-02-04 20:36:39 +0100[diff] [blame]281extern void r600_ioctl_wait_idle(struct radeon_device *rdev, struct radeon_bo *bo);
Alex Deucherdef9ba92010-04-22 12:39:58 -0400[diff] [blame]282extern bool r600_gui_idle(struct radeon_device *rdev);
Alex Deucher49e02b72010-04-23 17:57:27 -0400[diff] [blame]283extern void r600_pm_misc(struct radeon_device *rdev);
Alex Deucherce8f5372010-05-07 15:10:16 -0400[diff] [blame]284extern void r600_pm_init_profile(struct radeon_device *rdev);
285extern void rs780_pm_init_profile(struct radeon_device *rdev);
286extern void r600_pm_get_dynpm_state(struct radeon_device *rdev);
Alex Deucher3313e3d2011-01-06 18:49:34 -0500[diff] [blame^]287extern void r600_set_pcie_lanes(struct radeon_device *rdev, int lanes);
288extern int r600_get_pcie_lanes(struct radeon_device *rdev);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]289
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]290/*
291 * rv770,rv730,rv710,rv740
292 */
293int rv770_init(struct radeon_device *rdev);
294void rv770_fini(struct radeon_device *rdev);
295int rv770_suspend(struct radeon_device *rdev);
296int rv770_resume(struct radeon_device *rdev);
Alex Deucher49e02b72010-04-23 17:57:27 -0400[diff] [blame]297extern void rv770_pm_misc(struct radeon_device *rdev);
Alex Deucher6f34be52010-11-21 10:59:01 -0500[diff] [blame]298extern u32 rv770_page_flip(struct radeon_device *rdev, int crtc, u64 crtc_base);
Jerome Glisse3ce0a232009-09-08 10:10:24 +1000[diff] [blame]299
Alex Deucherbcc1c2a2010-01-12 17:54:34 -0500[diff] [blame]300/*
301 * evergreen
302 */
Alex Deucher0fcdb612010-03-24 13:20:41 -0400[diff] [blame]303void evergreen_pcie_gart_tlb_flush(struct radeon_device *rdev);
Alex Deucherbcc1c2a2010-01-12 17:54:34 -0500[diff] [blame]304int evergreen_init(struct radeon_device *rdev);
305void evergreen_fini(struct radeon_device *rdev);
306int evergreen_suspend(struct radeon_device *rdev);
307int evergreen_resume(struct radeon_device *rdev);
Jerome Glisse225758d2010-03-09 14:45:10 +0000[diff] [blame]308bool evergreen_gpu_is_lockup(struct radeon_device *rdev);
Jerome Glissea2d07b72010-03-09 14:45:11 +0000[diff] [blame]309int evergreen_asic_reset(struct radeon_device *rdev);
Alex Deucherbcc1c2a2010-01-12 17:54:34 -0500[diff] [blame]310void evergreen_bandwidth_update(struct radeon_device *rdev);
Alex Deucherd7ccd8f2010-09-09 11:33:36 -0400[diff] [blame]311int evergreen_copy_blit(struct radeon_device *rdev,
312 uint64_t src_offset, uint64_t dst_offset,
313 unsigned num_pages, struct radeon_fence *fence);
Alex Deucherbcc1c2a2010-01-12 17:54:34 -0500[diff] [blame]314void evergreen_hpd_init(struct radeon_device *rdev);
315void evergreen_hpd_fini(struct radeon_device *rdev);
316bool evergreen_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);
317void evergreen_hpd_set_polarity(struct radeon_device *rdev,
318 enum radeon_hpd_id hpd);
Alex Deucher45f9a392010-03-24 13:55:51 -0400[diff] [blame]319u32 evergreen_get_vblank_counter(struct radeon_device *rdev, int crtc);
320int evergreen_irq_set(struct radeon_device *rdev);
321int evergreen_irq_process(struct radeon_device *rdev);
Alex Deuchercb5fcbd2010-05-28 19:01:35 -0400[diff] [blame]322extern int evergreen_cs_parse(struct radeon_cs_parser *p);
Alex Deucher49e02b72010-04-23 17:57:27 -0400[diff] [blame]323extern void evergreen_pm_misc(struct radeon_device *rdev);
324extern void evergreen_pm_prepare(struct radeon_device *rdev);
325extern void evergreen_pm_finish(struct radeon_device *rdev);
Alex Deucher6f34be52010-11-21 10:59:01 -0500[diff] [blame]326extern void evergreen_pre_page_flip(struct radeon_device *rdev, int crtc);
327extern u32 evergreen_page_flip(struct radeon_device *rdev, int crtc, u64 crtc_base);
328extern void evergreen_post_page_flip(struct radeon_device *rdev, int crtc);
Alex Deucher45f9a392010-03-24 13:55:51 -0400[diff] [blame]329
Jerome Glisse771fe6b2009-06-05 14:42:42 +0200[diff] [blame]330#endif