Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / 075b7d363c675ef7fa03918881caeca3458e2a96 / . / drivers / clk / imx / clk-imx7d.c
blob: c4e0f1c07192f2d8ccd9c059940c104fe6205291 [file] [log] [blame]
Thomas Gleixnerfcaf2032019-05-27 08:55:08 +0200[diff] [blame]1// SPDX-License-Identifier: GPL-2.0-or-later
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]2/*
3 * Copyright (C) 2014-2015 Freescale Semiconductor, Inc.
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]4 */
5
6#include <dt-bindings/clock/imx7d-clock.h>
Anson Huang7d6b5e4f2020-08-05 07:17:29 +0800[diff] [blame]7#include <linux/bits.h>
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]8#include <linux/clk.h>
9#include <linux/clkdev.h>
Stephen Rothwell1df37992019-07-02 12:03:50 +1000[diff] [blame]10#include <linux/clk-provider.h>
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]11#include <linux/err.h>
12#include <linux/init.h>
13#include <linux/io.h>
14#include <linux/of.h>
15#include <linux/of_address.h>
16#include <linux/of_irq.h>
17#include <linux/types.h>
18
19#include "clk.h"
20
Fabio Estevam06981022016-08-12 15:26:56 -0300[diff] [blame]21static u32 share_count_sai1;
22static u32 share_count_sai2;
23static u32 share_count_sai3;
Stefan Agner22039d12017-06-08 15:34:47 -0700[diff] [blame]24static u32 share_count_nand;
Anson Huang9c7150d2018-05-18 09:01:05 +0800[diff] [blame]25static u32 share_count_enet1;
26static u32 share_count_enet2;
Fabio Estevam06981022016-08-12 15:26:56 -0300[diff] [blame]27
Arvind Yadavfdda6ee2017-08-28 10:58:52 +0530[diff] [blame]28static const struct clk_div_table test_div_table[] = {
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]29 { .val = 3, .div = 1, },
30 { .val = 2, .div = 1, },
31 { .val = 1, .div = 2, },
32 { .val = 0, .div = 4, },
33 { }
34};
35
Arvind Yadavfdda6ee2017-08-28 10:58:52 +0530[diff] [blame]36static const struct clk_div_table post_div_table[] = {
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]37 { .val = 3, .div = 4, },
38 { .val = 2, .div = 1, },
39 { .val = 1, .div = 2, },
40 { .val = 0, .div = 1, },
41 { }
42};
43
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]44static const char *arm_a7_sel[] = { "osc", "pll_arm_main_clk",
45 "pll_enet_500m_clk", "pll_dram_main_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]46 "pll_sys_main_clk", "pll_sys_pfd0_392m_clk", "pll_audio_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]47 "pll_usb_main_clk", };
48
49static const char *arm_m4_sel[] = { "osc", "pll_sys_main_240m_clk",
50 "pll_enet_250m_clk", "pll_sys_pfd2_270m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]51 "pll_dram_533m_clk", "pll_audio_post_div", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]52 "pll_usb_main_clk", };
53
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]54static const char *axi_sel[] = { "osc", "pll_sys_pfd1_332m_clk",
55 "pll_dram_533m_clk", "pll_enet_250m_clk", "pll_sys_pfd5_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]56 "pll_audio_post_div", "pll_video_post_div", "pll_sys_pfd7_clk", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]57
58static const char *disp_axi_sel[] = { "osc", "pll_sys_pfd1_332m_clk",
59 "pll_dram_533m_clk", "pll_enet_250m_clk", "pll_sys_pfd6_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]60 "pll_sys_pfd7_clk", "pll_audio_post_div", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]61
62static const char *enet_axi_sel[] = { "osc", "pll_sys_pfd2_270m_clk",
63 "pll_dram_533m_clk", "pll_enet_250m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]64 "pll_sys_main_240m_clk", "pll_audio_post_div", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]65 "pll_sys_pfd4_clk", };
66
67static const char *nand_usdhc_bus_sel[] = { "osc", "pll_sys_pfd2_270m_clk",
68 "pll_dram_533m_clk", "pll_sys_main_240m_clk",
69 "pll_sys_pfd2_135m_clk", "pll_sys_pfd6_clk", "pll_enet_250m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]70 "pll_audio_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]71
Stefan Agner92a847e2016-04-28 14:07:03 -0700[diff] [blame]72static const char *ahb_channel_sel[] = { "osc", "pll_sys_pfd2_270m_clk",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]73 "pll_dram_533m_clk", "pll_sys_pfd0_392m_clk",
Anson Huanga12ec8b2018-03-28 09:46:38 +0300[diff] [blame]74 "pll_enet_250m_clk", "pll_usb_main_clk", "pll_audio_post_div",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]75 "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]76
77static const char *dram_phym_sel[] = { "pll_dram_main_clk",
78 "dram_phym_alt_clk", };
79
80static const char *dram_sel[] = { "pll_dram_main_clk",
Anson Huang7e797d92016-06-08 22:33:32 +0800[diff] [blame]81 "dram_alt_root_clk", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]82
83static const char *dram_phym_alt_sel[] = { "osc", "pll_dram_533m_clk",
84 "pll_sys_main_clk", "pll_enet_500m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]85 "pll_usb_main_clk", "pll_sys_pfd7_clk", "pll_audio_post_div",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]86 "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]87
88static const char *dram_alt_sel[] = { "osc", "pll_dram_533m_clk",
89 "pll_sys_main_clk", "pll_enet_500m_clk",
90 "pll_enet_250m_clk", "pll_sys_pfd0_392m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]91 "pll_audio_post_div", "pll_sys_pfd2_270m_clk", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]92
93static const char *usb_hsic_sel[] = { "osc", "pll_sys_main_clk",
94 "pll_usb_main_clk", "pll_sys_pfd3_clk", "pll_sys_pfd4_clk",
95 "pll_sys_pfd5_clk", "pll_sys_pfd6_clk", "pll_sys_pfd7_clk", };
96
97static const char *pcie_ctrl_sel[] = { "osc", "pll_enet_250m_clk",
98 "pll_sys_main_240m_clk", "pll_sys_pfd2_270m_clk",
99 "pll_dram_533m_clk", "pll_enet_500m_clk",
100 "pll_sys_pfd1_332m_clk", "pll_sys_pfd6_clk", };
101
102static const char *pcie_phy_sel[] = { "osc", "pll_enet_100m_clk",
103 "pll_enet_500m_clk", "ext_clk_1", "ext_clk_2", "ext_clk_3",
104 "ext_clk_4", "pll_sys_pfd0_392m_clk", };
105
106static const char *epdc_pixel_sel[] = { "osc", "pll_sys_pfd1_332m_clk",
107 "pll_dram_533m_clk", "pll_sys_main_clk", "pll_sys_pfd5_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]108 "pll_sys_pfd6_clk", "pll_sys_pfd7_clk", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]109
110static const char *lcdif_pixel_sel[] = { "osc", "pll_sys_pfd5_clk",
111 "pll_dram_533m_clk", "ext_clk_3", "pll_sys_pfd4_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]112 "pll_sys_pfd2_270m_clk", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]113 "pll_usb_main_clk", };
114
115static const char *mipi_dsi_sel[] = { "osc", "pll_sys_pfd5_clk",
116 "pll_sys_pfd3_clk", "pll_sys_main_clk", "pll_sys_pfd0_196m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]117 "pll_dram_533m_clk", "pll_video_post_div", "pll_audio_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]118
119static const char *mipi_csi_sel[] = { "osc", "pll_sys_pfd4_clk",
120 "pll_sys_pfd3_clk", "pll_sys_main_clk", "pll_sys_pfd0_196m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]121 "pll_dram_533m_clk", "pll_video_post_div", "pll_audio_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]122
123static const char *mipi_dphy_sel[] = { "osc", "pll_sys_main_120m_clk",
124 "pll_dram_533m_clk", "pll_sys_pfd5_clk", "ref_1m_clk", "ext_clk_2",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]125 "pll_video_post_div", "ext_clk_3", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]126
127static const char *sai1_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]128 "pll_audio_post_div", "pll_dram_533m_clk", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]129 "pll_sys_pfd4_clk", "pll_enet_125m_clk", "ext_clk_2", };
130
131static const char *sai2_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]132 "pll_audio_post_div", "pll_dram_533m_clk", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]133 "pll_sys_pfd4_clk", "pll_enet_125m_clk", "ext_clk_2", };
134
135static const char *sai3_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]136 "pll_audio_post_div", "pll_dram_533m_clk", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]137 "pll_sys_pfd4_clk", "pll_enet_125m_clk", "ext_clk_3", };
138
139static const char *spdif_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]140 "pll_audio_post_div", "pll_dram_533m_clk", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]141 "pll_sys_pfd4_clk", "pll_enet_125m_clk", "ext_3_clk", };
142
143static const char *enet1_ref_sel[] = { "osc", "pll_enet_125m_clk",
144 "pll_enet_50m_clk", "pll_enet_25m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]145 "pll_sys_main_120m_clk", "pll_audio_post_div", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]146 "ext_clk_4", };
147
148static const char *enet1_time_sel[] = { "osc", "pll_enet_100m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]149 "pll_audio_post_div", "ext_clk_1", "ext_clk_2", "ext_clk_3",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]150 "ext_clk_4", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]151
152static const char *enet2_ref_sel[] = { "osc", "pll_enet_125m_clk",
153 "pll_enet_50m_clk", "pll_enet_25m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]154 "pll_sys_main_120m_clk", "pll_audio_post_div", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]155 "ext_clk_4", };
156
157static const char *enet2_time_sel[] = { "osc", "pll_enet_100m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]158 "pll_audio_post_div", "ext_clk_1", "ext_clk_2", "ext_clk_3",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]159 "ext_clk_4", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]160
161static const char *enet_phy_ref_sel[] = { "osc", "pll_enet_25m_clk",
162 "pll_enet_50m_clk", "pll_enet_125m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]163 "pll_dram_533m_clk", "pll_audio_post_div", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]164 "pll_sys_pfd3_clk", };
165
166static const char *eim_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
167 "pll_sys_main_120m_clk", "pll_dram_533m_clk",
168 "pll_sys_pfd2_270m_clk", "pll_sys_pfd3_clk", "pll_enet_125m_clk",
169 "pll_usb_main_clk", };
170
171static const char *nand_sel[] = { "osc", "pll_sys_main_clk",
172 "pll_dram_533m_clk", "pll_sys_pfd0_392m_clk", "pll_sys_pfd3_clk",
173 "pll_enet_500m_clk", "pll_enet_250m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]174 "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]175
176static const char *qspi_sel[] = { "osc", "pll_sys_pfd4_clk",
177 "pll_dram_533m_clk", "pll_enet_500m_clk", "pll_sys_pfd3_clk",
178 "pll_sys_pfd2_270m_clk", "pll_sys_pfd6_clk", "pll_sys_pfd7_clk", };
179
180static const char *usdhc1_sel[] = { "osc", "pll_sys_pfd0_392m_clk",
181 "pll_dram_533m_clk", "pll_enet_500m_clk", "pll_sys_pfd4_clk",
182 "pll_sys_pfd2_270m_clk", "pll_sys_pfd6_clk", "pll_sys_pfd7_clk", };
183
184static const char *usdhc2_sel[] = { "osc", "pll_sys_pfd0_392m_clk",
185 "pll_dram_533m_clk", "pll_enet_500m_clk", "pll_sys_pfd4_clk",
186 "pll_sys_pfd2_270m_clk", "pll_sys_pfd6_clk", "pll_sys_pfd7_clk", };
187
188static const char *usdhc3_sel[] = { "osc", "pll_sys_pfd0_392m_clk",
189 "pll_dram_533m_clk", "pll_enet_500m_clk", "pll_sys_pfd4_clk",
190 "pll_sys_pfd2_270m_clk", "pll_sys_pfd6_clk", "pll_sys_pfd7_clk", };
191
192static const char *can1_sel[] = { "osc", "pll_sys_main_120m_clk",
193 "pll_dram_533m_clk", "pll_sys_main_clk",
194 "pll_enet_40m_clk", "pll_usb_main_clk", "ext_clk_1",
195 "ext_clk_4", };
196
197static const char *can2_sel[] = { "osc", "pll_sys_main_120m_clk",
198 "pll_dram_533m_clk", "pll_sys_main_clk",
199 "pll_enet_40m_clk", "pll_usb_main_clk", "ext_clk_1",
200 "ext_clk_3", };
201
202static const char *i2c1_sel[] = { "osc", "pll_sys_main_120m_clk",
203 "pll_enet_50m_clk", "pll_dram_533m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]204 "pll_audio_post_div", "pll_video_post_div", "pll_usb_main_clk",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]205 "pll_sys_pfd2_135m_clk", };
206
207static const char *i2c2_sel[] = { "osc", "pll_sys_main_120m_clk",
208 "pll_enet_50m_clk", "pll_dram_533m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]209 "pll_audio_post_div", "pll_video_post_div", "pll_usb_main_clk",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]210 "pll_sys_pfd2_135m_clk", };
211
212static const char *i2c3_sel[] = { "osc", "pll_sys_main_120m_clk",
213 "pll_enet_50m_clk", "pll_dram_533m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]214 "pll_audio_post_div", "pll_video_post_div", "pll_usb_main_clk",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]215 "pll_sys_pfd2_135m_clk", };
216
217static const char *i2c4_sel[] = { "osc", "pll_sys_main_120m_clk",
218 "pll_enet_50m_clk", "pll_dram_533m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]219 "pll_audio_post_div", "pll_video_post_div", "pll_usb_main_clk",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]220 "pll_sys_pfd2_135m_clk", };
221
222static const char *uart1_sel[] = { "osc", "pll_sys_main_240m_clk",
223 "pll_enet_40m_clk", "pll_enet_100m_clk",
224 "pll_sys_main_clk", "ext_clk_2", "ext_clk_4",
225 "pll_usb_main_clk", };
226
227static const char *uart2_sel[] = { "osc", "pll_sys_main_240m_clk",
228 "pll_enet_40m_clk", "pll_enet_100m_clk",
229 "pll_sys_main_clk", "ext_clk_2", "ext_clk_3",
230 "pll_usb_main_clk", };
231
232static const char *uart3_sel[] = { "osc", "pll_sys_main_240m_clk",
233 "pll_enet_40m_clk", "pll_enet_100m_clk",
234 "pll_sys_main_clk", "ext_clk_2", "ext_clk_4",
235 "pll_usb_main_clk", };
236
237static const char *uart4_sel[] = { "osc", "pll_sys_main_240m_clk",
238 "pll_enet_40m_clk", "pll_enet_100m_clk",
239 "pll_sys_main_clk", "ext_clk_2", "ext_clk_3",
240 "pll_usb_main_clk", };
241
242static const char *uart5_sel[] = { "osc", "pll_sys_main_240m_clk",
243 "pll_enet_40m_clk", "pll_enet_100m_clk",
244 "pll_sys_main_clk", "ext_clk_2", "ext_clk_4",
245 "pll_usb_main_clk", };
246
247static const char *uart6_sel[] = { "osc", "pll_sys_main_240m_clk",
248 "pll_enet_40m_clk", "pll_enet_100m_clk",
249 "pll_sys_main_clk", "ext_clk_2", "ext_clk_3",
250 "pll_usb_main_clk", };
251
252static const char *uart7_sel[] = { "osc", "pll_sys_main_240m_clk",
253 "pll_enet_40m_clk", "pll_enet_100m_clk",
254 "pll_sys_main_clk", "ext_clk_2", "ext_clk_4",
255 "pll_usb_main_clk", };
256
257static const char *ecspi1_sel[] = { "osc", "pll_sys_main_240m_clk",
258 "pll_enet_40m_clk", "pll_sys_main_120m_clk",
259 "pll_sys_main_clk", "pll_sys_pfd4_clk", "pll_enet_250m_clk",
260 "pll_usb_main_clk", };
261
262static const char *ecspi2_sel[] = { "osc", "pll_sys_main_240m_clk",
263 "pll_enet_40m_clk", "pll_sys_main_120m_clk",
264 "pll_sys_main_clk", "pll_sys_pfd4_clk", "pll_enet_250m_clk",
265 "pll_usb_main_clk", };
266
267static const char *ecspi3_sel[] = { "osc", "pll_sys_main_240m_clk",
268 "pll_enet_40m_clk", "pll_sys_main_120m_clk",
269 "pll_sys_main_clk", "pll_sys_pfd4_clk", "pll_enet_250m_clk",
270 "pll_usb_main_clk", };
271
272static const char *ecspi4_sel[] = { "osc", "pll_sys_main_240m_clk",
273 "pll_enet_40m_clk", "pll_sys_main_120m_clk",
274 "pll_sys_main_clk", "pll_sys_pfd4_clk", "pll_enet_250m_clk",
275 "pll_usb_main_clk", };
276
277static const char *pwm1_sel[] = { "osc", "pll_enet_100m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]278 "pll_sys_main_120m_clk", "pll_enet_40m_clk", "pll_audio_post_div",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]279 "ext_clk_1", "ref_1m_clk", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]280
281static const char *pwm2_sel[] = { "osc", "pll_enet_100m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]282 "pll_sys_main_120m_clk", "pll_enet_40m_clk", "pll_audio_post_div",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]283 "ext_clk_1", "ref_1m_clk", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]284
285static const char *pwm3_sel[] = { "osc", "pll_enet_100m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]286 "pll_sys_main_120m_clk", "pll_enet_40m_clk", "pll_audio_post_div",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]287 "ext_clk_2", "ref_1m_clk", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]288
289static const char *pwm4_sel[] = { "osc", "pll_enet_100m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]290 "pll_sys_main_120m_clk", "pll_enet_40m_clk", "pll_audio_post_div",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]291 "ext_clk_2", "ref_1m_clk", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]292
293static const char *flextimer1_sel[] = { "osc", "pll_enet_100m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]294 "pll_sys_main_120m_clk", "pll_enet_40m_clk", "pll_audio_post_div",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]295 "ext_clk_3", "ref_1m_clk", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]296
297static const char *flextimer2_sel[] = { "osc", "pll_enet_100m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]298 "pll_sys_main_120m_clk", "pll_enet_40m_clk", "pll_audio_post_div",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]299 "ext_clk_3", "ref_1m_clk", "pll_video_post_div", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]300
301static const char *sim1_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
302 "pll_sys_main_120m_clk", "pll_dram_533m_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]303 "pll_usb_main_clk", "pll_audio_post_div", "pll_enet_125m_clk",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]304 "pll_sys_pfd7_clk", };
305
306static const char *sim2_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
307 "pll_sys_main_120m_clk", "pll_dram_533m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]308 "pll_usb_main_clk", "pll_video_post_div", "pll_enet_125m_clk",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]309 "pll_sys_pfd7_clk", };
310
311static const char *gpt1_sel[] = { "osc", "pll_enet_100m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]312 "pll_sys_pfd0_392m_clk", "pll_enet_40m_clk", "pll_video_post_div",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]313 "ref_1m_clk", "pll_audio_post_div", "ext_clk_1", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]314
315static const char *gpt2_sel[] = { "osc", "pll_enet_100m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]316 "pll_sys_pfd0_392m_clk", "pll_enet_40m_clk", "pll_video_post_div",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]317 "ref_1m_clk", "pll_audio_post_div", "ext_clk_2", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]318
319static const char *gpt3_sel[] = { "osc", "pll_enet_100m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]320 "pll_sys_pfd0_392m_clk", "pll_enet_40m_clk", "pll_video_post_div",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]321 "ref_1m_clk", "pll_audio_post_div", "ext_clk_3", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]322
323static const char *gpt4_sel[] = { "osc", "pll_enet_100m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]324 "pll_sys_pfd0_392m_clk", "pll_enet_40m_clk", "pll_video_post_div",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]325 "ref_1m_clk", "pll_audio_post_div", "ext_clk_4", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]326
327static const char *trace_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
328 "pll_sys_main_120m_clk", "pll_dram_533m_clk",
329 "pll_enet_125m_clk", "pll_usb_main_clk", "ext_clk_2",
330 "ext_clk_3", };
331
332static const char *wdog_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
333 "pll_sys_main_120m_clk", "pll_dram_533m_clk",
334 "pll_enet_125m_clk", "pll_usb_main_clk", "ref_1m_clk",
335 "pll_sys_pfd1_166m_clk", };
336
337static const char *csi_mclk_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
338 "pll_sys_main_120m_clk", "pll_dram_533m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]339 "pll_enet_125m_clk", "pll_audio_post_div", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]340 "pll_usb_main_clk", };
341
342static const char *audio_mclk_sel[] = { "osc", "pll_sys_pfd2_135m_clk",
343 "pll_sys_main_120m_clk", "pll_dram_533m_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]344 "pll_enet_125m_clk", "pll_audio_post_div", "pll_video_post_div",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]345 "pll_usb_main_clk", };
346
347static const char *wrclk_sel[] = { "osc", "pll_enet_40m_clk",
348 "pll_dram_533m_clk", "pll_usb_main_clk",
349 "pll_sys_main_240m_clk", "pll_sys_pfd2_270m_clk",
350 "pll_enet_500m_clk", "pll_sys_pfd7_clk", };
351
352static const char *clko1_sel[] = { "osc", "pll_sys_main_clk",
353 "pll_sys_main_240m_clk", "pll_sys_pfd0_196m_clk", "pll_sys_pfd3_clk",
354 "pll_enet_500m_clk", "pll_dram_533m_clk", "ref_1m_clk", };
355
356static const char *clko2_sel[] = { "osc", "pll_sys_main_240m_clk",
357 "pll_sys_pfd0_392m_clk", "pll_sys_pfd1_166m_clk", "pll_sys_pfd4_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]358 "pll_audio_post_div", "pll_video_post_div", "ckil", };
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]359
360static const char *lvds1_sel[] = { "pll_arm_main_clk",
361 "pll_sys_main_clk", "pll_sys_pfd0_392m_clk", "pll_sys_pfd1_332m_clk",
362 "pll_sys_pfd2_270m_clk", "pll_sys_pfd3_clk", "pll_sys_pfd4_clk",
363 "pll_sys_pfd5_clk", "pll_sys_pfd6_clk", "pll_sys_pfd7_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]364 "pll_audio_post_div", "pll_video_post_div", "pll_enet_500m_clk",
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]365 "pll_enet_250m_clk", "pll_enet_125m_clk", "pll_enet_100m_clk",
366 "pll_enet_50m_clk", "pll_enet_40m_clk", "pll_enet_25m_clk",
367 "pll_dram_main_clk", };
368
369static const char *pll_bypass_src_sel[] = { "osc", "dummy", };
370static const char *pll_arm_bypass_sel[] = { "pll_arm_main", "pll_arm_main_src", };
371static const char *pll_dram_bypass_sel[] = { "pll_dram_main", "pll_dram_main_src", };
372static const char *pll_sys_bypass_sel[] = { "pll_sys_main", "pll_sys_main_src", };
373static const char *pll_enet_bypass_sel[] = { "pll_enet_main", "pll_enet_main_src", };
374static const char *pll_audio_bypass_sel[] = { "pll_audio_main", "pll_audio_main_src", };
375static const char *pll_video_bypass_sel[] = { "pll_video_main", "pll_video_main_src", };
376
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]377static struct clk_hw **hws;
378static struct clk_hw_onecell_data *clk_hw_data;
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]379
380static void __init imx7d_clocks_init(struct device_node *ccm_node)
381{
382 struct device_node *np;
383 void __iomem *base;
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]384
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]385 clk_hw_data = kzalloc(struct_size(clk_hw_data, hws,
386 IMX7D_CLK_END), GFP_KERNEL);
387 if (WARN_ON(!clk_hw_data))
388 return;
389
390 clk_hw_data->num = IMX7D_CLK_END;
391 hws = clk_hw_data->hws;
392
393 hws[IMX7D_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0);
Peng Fanfc09a362019-10-24 02:38:22 +0000[diff] [blame]394 hws[IMX7D_OSC_24M_CLK] = imx_obtain_fixed_clk_hw(ccm_node, "osc");
395 hws[IMX7D_CKIL] = imx_obtain_fixed_clk_hw(ccm_node, "ckil");
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]396
397 np = of_find_compatible_node(NULL, NULL, "fsl,imx7d-anatop");
398 base = of_iomap(np, 0);
399 WARN_ON(!base);
Yangtao Li5f8c1832018-12-26 08:57:16 -0500[diff] [blame]400 of_node_put(np);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]401
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]402 hws[IMX7D_PLL_ARM_MAIN_SRC] = imx_clk_hw_mux("pll_arm_main_src", base + 0x60, 14, 2, pll_bypass_src_sel, ARRAY_SIZE(pll_bypass_src_sel));
403 hws[IMX7D_PLL_DRAM_MAIN_SRC] = imx_clk_hw_mux("pll_dram_main_src", base + 0x70, 14, 2, pll_bypass_src_sel, ARRAY_SIZE(pll_bypass_src_sel));
404 hws[IMX7D_PLL_SYS_MAIN_SRC] = imx_clk_hw_mux("pll_sys_main_src", base + 0xb0, 14, 2, pll_bypass_src_sel, ARRAY_SIZE(pll_bypass_src_sel));
405 hws[IMX7D_PLL_ENET_MAIN_SRC] = imx_clk_hw_mux("pll_enet_main_src", base + 0xe0, 14, 2, pll_bypass_src_sel, ARRAY_SIZE(pll_bypass_src_sel));
406 hws[IMX7D_PLL_AUDIO_MAIN_SRC] = imx_clk_hw_mux("pll_audio_main_src", base + 0xf0, 14, 2, pll_bypass_src_sel, ARRAY_SIZE(pll_bypass_src_sel));
407 hws[IMX7D_PLL_VIDEO_MAIN_SRC] = imx_clk_hw_mux("pll_video_main_src", base + 0x130, 14, 2, pll_bypass_src_sel, ARRAY_SIZE(pll_bypass_src_sel));
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]408
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]409 hws[IMX7D_PLL_ARM_MAIN] = imx_clk_hw_pllv3(IMX_PLLV3_SYS, "pll_arm_main", "osc", base + 0x60, 0x7f);
410 hws[IMX7D_PLL_DRAM_MAIN] = imx_clk_hw_pllv3(IMX_PLLV3_DDR_IMX7, "pll_dram_main", "osc", base + 0x70, 0x7f);
411 hws[IMX7D_PLL_SYS_MAIN] = imx_clk_hw_pllv3(IMX_PLLV3_GENERIC, "pll_sys_main", "osc", base + 0xb0, 0x1);
412 hws[IMX7D_PLL_ENET_MAIN] = imx_clk_hw_pllv3(IMX_PLLV3_ENET_IMX7, "pll_enet_main", "osc", base + 0xe0, 0x0);
413 hws[IMX7D_PLL_AUDIO_MAIN] = imx_clk_hw_pllv3(IMX_PLLV3_AV_IMX7, "pll_audio_main", "osc", base + 0xf0, 0x7f);
414 hws[IMX7D_PLL_VIDEO_MAIN] = imx_clk_hw_pllv3(IMX_PLLV3_AV_IMX7, "pll_video_main", "osc", base + 0x130, 0x7f);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]415
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]416 hws[IMX7D_PLL_ARM_MAIN_BYPASS] = imx_clk_hw_mux_flags("pll_arm_main_bypass", base + 0x60, 16, 1, pll_arm_bypass_sel, ARRAY_SIZE(pll_arm_bypass_sel), CLK_SET_RATE_PARENT);
417 hws[IMX7D_PLL_DRAM_MAIN_BYPASS] = imx_clk_hw_mux_flags("pll_dram_main_bypass", base + 0x70, 16, 1, pll_dram_bypass_sel, ARRAY_SIZE(pll_dram_bypass_sel), CLK_SET_RATE_PARENT);
418 hws[IMX7D_PLL_SYS_MAIN_BYPASS] = imx_clk_hw_mux_flags("pll_sys_main_bypass", base + 0xb0, 16, 1, pll_sys_bypass_sel, ARRAY_SIZE(pll_sys_bypass_sel), CLK_SET_RATE_PARENT);
419 hws[IMX7D_PLL_ENET_MAIN_BYPASS] = imx_clk_hw_mux_flags("pll_enet_main_bypass", base + 0xe0, 16, 1, pll_enet_bypass_sel, ARRAY_SIZE(pll_enet_bypass_sel), CLK_SET_RATE_PARENT);
420 hws[IMX7D_PLL_AUDIO_MAIN_BYPASS] = imx_clk_hw_mux_flags("pll_audio_main_bypass", base + 0xf0, 16, 1, pll_audio_bypass_sel, ARRAY_SIZE(pll_audio_bypass_sel), CLK_SET_RATE_PARENT);
421 hws[IMX7D_PLL_VIDEO_MAIN_BYPASS] = imx_clk_hw_mux_flags("pll_video_main_bypass", base + 0x130, 16, 1, pll_video_bypass_sel, ARRAY_SIZE(pll_video_bypass_sel), CLK_SET_RATE_PARENT);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]422
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]423 hws[IMX7D_PLL_ARM_MAIN_CLK] = imx_clk_hw_gate("pll_arm_main_clk", "pll_arm_main_bypass", base + 0x60, 13);
424 hws[IMX7D_PLL_DRAM_MAIN_CLK] = imx_clk_hw_gate("pll_dram_main_clk", "pll_dram_test_div", base + 0x70, 13);
425 hws[IMX7D_PLL_SYS_MAIN_CLK] = imx_clk_hw_gate("pll_sys_main_clk", "pll_sys_main_bypass", base + 0xb0, 13);
426 hws[IMX7D_PLL_AUDIO_MAIN_CLK] = imx_clk_hw_gate("pll_audio_main_clk", "pll_audio_main_bypass", base + 0xf0, 13);
427 hws[IMX7D_PLL_VIDEO_MAIN_CLK] = imx_clk_hw_gate("pll_video_main_clk", "pll_video_main_bypass", base + 0x130, 13);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]428
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]429 hws[IMX7D_PLL_DRAM_TEST_DIV] = clk_hw_register_divider_table(NULL, "pll_dram_test_div", "pll_dram_main_bypass",
Anson Huangafe7c082018-03-28 09:46:37 +0300[diff] [blame]430 CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x70, 21, 2, 0, test_div_table, &imx_ccm_lock);
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]431 hws[IMX7D_PLL_AUDIO_TEST_DIV] = clk_hw_register_divider_table(NULL, "pll_audio_test_div", "pll_audio_main_clk",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]432 CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0xf0, 19, 2, 0, test_div_table, &imx_ccm_lock);
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]433 hws[IMX7D_PLL_AUDIO_POST_DIV] = clk_hw_register_divider_table(NULL, "pll_audio_post_div", "pll_audio_test_div",
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]434 CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0xf0, 22, 2, 0, post_div_table, &imx_ccm_lock);
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]435 hws[IMX7D_PLL_VIDEO_TEST_DIV] = clk_hw_register_divider_table(NULL, "pll_video_test_div", "pll_video_main_clk",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]436 CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x130, 19, 2, 0, test_div_table, &imx_ccm_lock);
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]437 hws[IMX7D_PLL_VIDEO_POST_DIV] = clk_hw_register_divider_table(NULL, "pll_video_post_div", "pll_video_test_div",
Anson Huangb716aad2018-01-04 01:09:21 +0800[diff] [blame]438 CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x130, 22, 2, 0, post_div_table, &imx_ccm_lock);
Fabio Estevam54fe0792016-08-30 14:34:01 -0300[diff] [blame]439
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]440 hws[IMX7D_PLL_SYS_PFD0_392M_CLK] = imx_clk_hw_pfd("pll_sys_pfd0_392m_clk", "pll_sys_main_clk", base + 0xc0, 0);
441 hws[IMX7D_PLL_SYS_PFD1_332M_CLK] = imx_clk_hw_pfd("pll_sys_pfd1_332m_clk", "pll_sys_main_clk", base + 0xc0, 1);
442 hws[IMX7D_PLL_SYS_PFD2_270M_CLK] = imx_clk_hw_pfd("pll_sys_pfd2_270m_clk", "pll_sys_main_clk", base + 0xc0, 2);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]443
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]444 hws[IMX7D_PLL_SYS_PFD3_CLK] = imx_clk_hw_pfd("pll_sys_pfd3_clk", "pll_sys_main_clk", base + 0xc0, 3);
445 hws[IMX7D_PLL_SYS_PFD4_CLK] = imx_clk_hw_pfd("pll_sys_pfd4_clk", "pll_sys_main_clk", base + 0xd0, 0);
446 hws[IMX7D_PLL_SYS_PFD5_CLK] = imx_clk_hw_pfd("pll_sys_pfd5_clk", "pll_sys_main_clk", base + 0xd0, 1);
447 hws[IMX7D_PLL_SYS_PFD6_CLK] = imx_clk_hw_pfd("pll_sys_pfd6_clk", "pll_sys_main_clk", base + 0xd0, 2);
448 hws[IMX7D_PLL_SYS_PFD7_CLK] = imx_clk_hw_pfd("pll_sys_pfd7_clk", "pll_sys_main_clk", base + 0xd0, 3);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]449
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]450 hws[IMX7D_PLL_SYS_MAIN_480M] = imx_clk_hw_fixed_factor("pll_sys_main_480m", "pll_sys_main_clk", 1, 1);
451 hws[IMX7D_PLL_SYS_MAIN_240M] = imx_clk_hw_fixed_factor("pll_sys_main_240m", "pll_sys_main_clk", 1, 2);
452 hws[IMX7D_PLL_SYS_MAIN_120M] = imx_clk_hw_fixed_factor("pll_sys_main_120m", "pll_sys_main_clk", 1, 4);
453 hws[IMX7D_PLL_DRAM_MAIN_533M] = imx_clk_hw_fixed_factor("pll_dram_533m", "pll_dram_main_clk", 1, 2);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]454
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]455 hws[IMX7D_PLL_SYS_MAIN_480M_CLK] = imx_clk_hw_gate_dis_flags("pll_sys_main_480m_clk", "pll_sys_main_480m", base + 0xb0, 4, CLK_IS_CRITICAL);
456 hws[IMX7D_PLL_SYS_MAIN_240M_CLK] = imx_clk_hw_gate_dis("pll_sys_main_240m_clk", "pll_sys_main_240m", base + 0xb0, 5);
457 hws[IMX7D_PLL_SYS_MAIN_120M_CLK] = imx_clk_hw_gate_dis("pll_sys_main_120m_clk", "pll_sys_main_120m", base + 0xb0, 6);
458 hws[IMX7D_PLL_DRAM_MAIN_533M_CLK] = imx_clk_hw_gate("pll_dram_533m_clk", "pll_dram_533m", base + 0x70, 12);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]459
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]460 hws[IMX7D_PLL_SYS_PFD0_196M] = imx_clk_hw_fixed_factor("pll_sys_pfd0_196m", "pll_sys_pfd0_392m_clk", 1, 2);
461 hws[IMX7D_PLL_SYS_PFD1_166M] = imx_clk_hw_fixed_factor("pll_sys_pfd1_166m", "pll_sys_pfd1_332m_clk", 1, 2);
462 hws[IMX7D_PLL_SYS_PFD2_135M] = imx_clk_hw_fixed_factor("pll_sys_pfd2_135m", "pll_sys_pfd2_270m_clk", 1, 2);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]463
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]464 hws[IMX7D_PLL_SYS_PFD0_196M_CLK] = imx_clk_hw_gate_dis("pll_sys_pfd0_196m_clk", "pll_sys_pfd0_196m", base + 0xb0, 26);
465 hws[IMX7D_PLL_SYS_PFD1_166M_CLK] = imx_clk_hw_gate_dis("pll_sys_pfd1_166m_clk", "pll_sys_pfd1_166m", base + 0xb0, 27);
466 hws[IMX7D_PLL_SYS_PFD2_135M_CLK] = imx_clk_hw_gate_dis("pll_sys_pfd2_135m_clk", "pll_sys_pfd2_135m", base + 0xb0, 28);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]467
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]468 hws[IMX7D_PLL_ENET_MAIN_CLK] = imx_clk_hw_fixed_factor("pll_enet_main_clk", "pll_enet_main_bypass", 1, 1);
469 hws[IMX7D_PLL_ENET_MAIN_500M] = imx_clk_hw_fixed_factor("pll_enet_500m", "pll_enet_main_clk", 1, 2);
470 hws[IMX7D_PLL_ENET_MAIN_250M] = imx_clk_hw_fixed_factor("pll_enet_250m", "pll_enet_main_clk", 1, 4);
471 hws[IMX7D_PLL_ENET_MAIN_125M] = imx_clk_hw_fixed_factor("pll_enet_125m", "pll_enet_main_clk", 1, 8);
472 hws[IMX7D_PLL_ENET_MAIN_100M] = imx_clk_hw_fixed_factor("pll_enet_100m", "pll_enet_main_clk", 1, 10);
473 hws[IMX7D_PLL_ENET_MAIN_50M] = imx_clk_hw_fixed_factor("pll_enet_50m", "pll_enet_main_clk", 1, 20);
474 hws[IMX7D_PLL_ENET_MAIN_40M] = imx_clk_hw_fixed_factor("pll_enet_40m", "pll_enet_main_clk", 1, 25);
475 hws[IMX7D_PLL_ENET_MAIN_25M] = imx_clk_hw_fixed_factor("pll_enet_25m", "pll_enet_main_clk", 1, 40);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]476
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]477 hws[IMX7D_PLL_ENET_MAIN_500M_CLK] = imx_clk_hw_gate("pll_enet_500m_clk", "pll_enet_500m", base + 0xe0, 12);
478 hws[IMX7D_PLL_ENET_MAIN_250M_CLK] = imx_clk_hw_gate("pll_enet_250m_clk", "pll_enet_250m", base + 0xe0, 11);
479 hws[IMX7D_PLL_ENET_MAIN_125M_CLK] = imx_clk_hw_gate("pll_enet_125m_clk", "pll_enet_125m", base + 0xe0, 10);
480 hws[IMX7D_PLL_ENET_MAIN_100M_CLK] = imx_clk_hw_gate("pll_enet_100m_clk", "pll_enet_100m", base + 0xe0, 9);
481 hws[IMX7D_PLL_ENET_MAIN_50M_CLK] = imx_clk_hw_gate("pll_enet_50m_clk", "pll_enet_50m", base + 0xe0, 8);
482 hws[IMX7D_PLL_ENET_MAIN_40M_CLK] = imx_clk_hw_gate("pll_enet_40m_clk", "pll_enet_40m", base + 0xe0, 7);
483 hws[IMX7D_PLL_ENET_MAIN_25M_CLK] = imx_clk_hw_gate("pll_enet_25m_clk", "pll_enet_25m", base + 0xe0, 6);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]484
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]485 hws[IMX7D_LVDS1_OUT_SEL] = imx_clk_hw_mux("lvds1_sel", base + 0x170, 0, 5, lvds1_sel, ARRAY_SIZE(lvds1_sel));
486 hws[IMX7D_LVDS1_OUT_CLK] = imx_clk_hw_gate_exclusive("lvds1_out", "lvds1_sel", base + 0x170, 5, BIT(6));
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]487
488 np = ccm_node;
489 base = of_iomap(np, 0);
490 WARN_ON(!base);
491
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]492 hws[IMX7D_ARM_A7_ROOT_SRC] = imx_clk_hw_mux2("arm_a7_src", base + 0x8000, 24, 3, arm_a7_sel, ARRAY_SIZE(arm_a7_sel));
493 hws[IMX7D_ARM_M4_ROOT_SRC] = imx_clk_hw_mux2("arm_m4_src", base + 0x8080, 24, 3, arm_m4_sel, ARRAY_SIZE(arm_m4_sel));
494 hws[IMX7D_MAIN_AXI_ROOT_SRC] = imx_clk_hw_mux2("axi_src", base + 0x8800, 24, 3, axi_sel, ARRAY_SIZE(axi_sel));
495 hws[IMX7D_DISP_AXI_ROOT_SRC] = imx_clk_hw_mux2("disp_axi_src", base + 0x8880, 24, 3, disp_axi_sel, ARRAY_SIZE(disp_axi_sel));
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]496 hws[IMX7D_AHB_CHANNEL_ROOT_SRC] = imx_clk_hw_mux2("ahb_src", base + 0x9000, 24, 3, ahb_channel_sel, ARRAY_SIZE(ahb_channel_sel));
Peng Fan4757d2a2020-08-28 15:18:50 +0800[diff] [blame]497
498 hws[IMX7D_ENET_AXI_ROOT_SRC] = imx_clk_hw_mux2_flags("enet_axi_src", base + 0x8900, 24, 3, enet_axi_sel, ARRAY_SIZE(enet_axi_sel), CLK_SET_PARENT_GATE);
499 hws[IMX7D_NAND_USDHC_BUS_ROOT_SRC] = imx_clk_hw_mux2_flags("nand_usdhc_src", base + 0x8980, 24, 3, nand_usdhc_bus_sel, ARRAY_SIZE(nand_usdhc_bus_sel), CLK_SET_PARENT_GATE);
500 hws[IMX7D_DRAM_PHYM_ROOT_SRC] = imx_clk_hw_mux2_flags("dram_phym_src", base + 0x9800, 24, 1, dram_phym_sel, ARRAY_SIZE(dram_phym_sel), CLK_SET_PARENT_GATE);
501 hws[IMX7D_DRAM_ROOT_SRC] = imx_clk_hw_mux2_flags("dram_src", base + 0x9880, 24, 1, dram_sel, ARRAY_SIZE(dram_sel), CLK_SET_PARENT_GATE);
502 hws[IMX7D_DRAM_PHYM_ALT_ROOT_SRC] = imx_clk_hw_mux2_flags("dram_phym_alt_src", base + 0xa000, 24, 3, dram_phym_alt_sel, ARRAY_SIZE(dram_phym_alt_sel), CLK_SET_PARENT_GATE);
503 hws[IMX7D_DRAM_ALT_ROOT_SRC] = imx_clk_hw_mux2_flags("dram_alt_src", base + 0xa080, 24, 3, dram_alt_sel, ARRAY_SIZE(dram_alt_sel), CLK_SET_PARENT_GATE);
504 hws[IMX7D_USB_HSIC_ROOT_SRC] = imx_clk_hw_mux2_flags("usb_hsic_src", base + 0xa100, 24, 3, usb_hsic_sel, ARRAY_SIZE(usb_hsic_sel), CLK_SET_PARENT_GATE);
505 hws[IMX7D_PCIE_CTRL_ROOT_SRC] = imx_clk_hw_mux2_flags("pcie_ctrl_src", base + 0xa180, 24, 3, pcie_ctrl_sel, ARRAY_SIZE(pcie_ctrl_sel), CLK_SET_PARENT_GATE);
506 hws[IMX7D_PCIE_PHY_ROOT_SRC] = imx_clk_hw_mux2_flags("pcie_phy_src", base + 0xa200, 24, 3, pcie_phy_sel, ARRAY_SIZE(pcie_phy_sel), CLK_SET_PARENT_GATE);
507 hws[IMX7D_EPDC_PIXEL_ROOT_SRC] = imx_clk_hw_mux2_flags("epdc_pixel_src", base + 0xa280, 24, 3, epdc_pixel_sel, ARRAY_SIZE(epdc_pixel_sel), CLK_SET_PARENT_GATE);
508 hws[IMX7D_LCDIF_PIXEL_ROOT_SRC] = imx_clk_hw_mux2_flags("lcdif_pixel_src", base + 0xa300, 24, 3, lcdif_pixel_sel, ARRAY_SIZE(lcdif_pixel_sel), CLK_SET_PARENT_GATE);
509 hws[IMX7D_MIPI_DSI_ROOT_SRC] = imx_clk_hw_mux2_flags("mipi_dsi_src", base + 0xa380, 24, 3, mipi_dsi_sel, ARRAY_SIZE(mipi_dsi_sel), CLK_SET_PARENT_GATE);
510 hws[IMX7D_MIPI_CSI_ROOT_SRC] = imx_clk_hw_mux2_flags("mipi_csi_src", base + 0xa400, 24, 3, mipi_csi_sel, ARRAY_SIZE(mipi_csi_sel), CLK_SET_PARENT_GATE);
511 hws[IMX7D_MIPI_DPHY_ROOT_SRC] = imx_clk_hw_mux2_flags("mipi_dphy_src", base + 0xa480, 24, 3, mipi_dphy_sel, ARRAY_SIZE(mipi_dphy_sel), CLK_SET_PARENT_GATE);
512 hws[IMX7D_SAI1_ROOT_SRC] = imx_clk_hw_mux2_flags("sai1_src", base + 0xa500, 24, 3, sai1_sel, ARRAY_SIZE(sai1_sel), CLK_SET_PARENT_GATE);
513 hws[IMX7D_SAI2_ROOT_SRC] = imx_clk_hw_mux2_flags("sai2_src", base + 0xa580, 24, 3, sai2_sel, ARRAY_SIZE(sai2_sel), CLK_SET_PARENT_GATE);
514 hws[IMX7D_SAI3_ROOT_SRC] = imx_clk_hw_mux2_flags("sai3_src", base + 0xa600, 24, 3, sai3_sel, ARRAY_SIZE(sai3_sel), CLK_SET_PARENT_GATE);
515 hws[IMX7D_SPDIF_ROOT_SRC] = imx_clk_hw_mux2_flags("spdif_src", base + 0xa680, 24, 3, spdif_sel, ARRAY_SIZE(spdif_sel), CLK_SET_PARENT_GATE);
516 hws[IMX7D_ENET1_REF_ROOT_SRC] = imx_clk_hw_mux2_flags("enet1_ref_src", base + 0xa700, 24, 3, enet1_ref_sel, ARRAY_SIZE(enet1_ref_sel), CLK_SET_PARENT_GATE);
517 hws[IMX7D_ENET1_TIME_ROOT_SRC] = imx_clk_hw_mux2_flags("enet1_time_src", base + 0xa780, 24, 3, enet1_time_sel, ARRAY_SIZE(enet1_time_sel), CLK_SET_PARENT_GATE);
518 hws[IMX7D_ENET2_REF_ROOT_SRC] = imx_clk_hw_mux2_flags("enet2_ref_src", base + 0xa800, 24, 3, enet2_ref_sel, ARRAY_SIZE(enet2_ref_sel), CLK_SET_PARENT_GATE);
519 hws[IMX7D_ENET2_TIME_ROOT_SRC] = imx_clk_hw_mux2_flags("enet2_time_src", base + 0xa880, 24, 3, enet2_time_sel, ARRAY_SIZE(enet2_time_sel), CLK_SET_PARENT_GATE);
520 hws[IMX7D_ENET_PHY_REF_ROOT_SRC] = imx_clk_hw_mux2_flags("enet_phy_ref_src", base + 0xa900, 24, 3, enet_phy_ref_sel, ARRAY_SIZE(enet_phy_ref_sel), CLK_SET_PARENT_GATE);
521 hws[IMX7D_EIM_ROOT_SRC] = imx_clk_hw_mux2_flags("eim_src", base + 0xa980, 24, 3, eim_sel, ARRAY_SIZE(eim_sel), CLK_SET_PARENT_GATE);
522 hws[IMX7D_NAND_ROOT_SRC] = imx_clk_hw_mux2_flags("nand_src", base + 0xaa00, 24, 3, nand_sel, ARRAY_SIZE(nand_sel), CLK_SET_PARENT_GATE);
523 hws[IMX7D_QSPI_ROOT_SRC] = imx_clk_hw_mux2_flags("qspi_src", base + 0xaa80, 24, 3, qspi_sel, ARRAY_SIZE(qspi_sel), CLK_SET_PARENT_GATE);
524 hws[IMX7D_USDHC1_ROOT_SRC] = imx_clk_hw_mux2_flags("usdhc1_src", base + 0xab00, 24, 3, usdhc1_sel, ARRAY_SIZE(usdhc1_sel), CLK_SET_PARENT_GATE);
525 hws[IMX7D_USDHC2_ROOT_SRC] = imx_clk_hw_mux2_flags("usdhc2_src", base + 0xab80, 24, 3, usdhc2_sel, ARRAY_SIZE(usdhc2_sel), CLK_SET_PARENT_GATE);
526 hws[IMX7D_USDHC3_ROOT_SRC] = imx_clk_hw_mux2_flags("usdhc3_src", base + 0xac00, 24, 3, usdhc3_sel, ARRAY_SIZE(usdhc3_sel), CLK_SET_PARENT_GATE);
527 hws[IMX7D_CAN1_ROOT_SRC] = imx_clk_hw_mux2_flags("can1_src", base + 0xac80, 24, 3, can1_sel, ARRAY_SIZE(can1_sel), CLK_SET_PARENT_GATE);
528 hws[IMX7D_CAN2_ROOT_SRC] = imx_clk_hw_mux2_flags("can2_src", base + 0xad00, 24, 3, can2_sel, ARRAY_SIZE(can2_sel), CLK_SET_PARENT_GATE);
529 hws[IMX7D_I2C1_ROOT_SRC] = imx_clk_hw_mux2_flags("i2c1_src", base + 0xad80, 24, 3, i2c1_sel, ARRAY_SIZE(i2c1_sel), CLK_SET_PARENT_GATE);
530 hws[IMX7D_I2C2_ROOT_SRC] = imx_clk_hw_mux2_flags("i2c2_src", base + 0xae00, 24, 3, i2c2_sel, ARRAY_SIZE(i2c2_sel), CLK_SET_PARENT_GATE);
531 hws[IMX7D_I2C3_ROOT_SRC] = imx_clk_hw_mux2_flags("i2c3_src", base + 0xae80, 24, 3, i2c3_sel, ARRAY_SIZE(i2c3_sel), CLK_SET_PARENT_GATE);
532 hws[IMX7D_I2C4_ROOT_SRC] = imx_clk_hw_mux2_flags("i2c4_src", base + 0xaf00, 24, 3, i2c4_sel, ARRAY_SIZE(i2c4_sel), CLK_SET_PARENT_GATE);
533 hws[IMX7D_UART1_ROOT_SRC] = imx_clk_hw_mux2_flags("uart1_src", base + 0xaf80, 24, 3, uart1_sel, ARRAY_SIZE(uart1_sel), CLK_SET_PARENT_GATE);
534 hws[IMX7D_UART2_ROOT_SRC] = imx_clk_hw_mux2_flags("uart2_src", base + 0xb000, 24, 3, uart2_sel, ARRAY_SIZE(uart2_sel), CLK_SET_PARENT_GATE);
535 hws[IMX7D_UART3_ROOT_SRC] = imx_clk_hw_mux2_flags("uart3_src", base + 0xb080, 24, 3, uart3_sel, ARRAY_SIZE(uart3_sel), CLK_SET_PARENT_GATE);
536 hws[IMX7D_UART4_ROOT_SRC] = imx_clk_hw_mux2_flags("uart4_src", base + 0xb100, 24, 3, uart4_sel, ARRAY_SIZE(uart4_sel), CLK_SET_PARENT_GATE);
537 hws[IMX7D_UART5_ROOT_SRC] = imx_clk_hw_mux2_flags("uart5_src", base + 0xb180, 24, 3, uart5_sel, ARRAY_SIZE(uart5_sel), CLK_SET_PARENT_GATE);
538 hws[IMX7D_UART6_ROOT_SRC] = imx_clk_hw_mux2_flags("uart6_src", base + 0xb200, 24, 3, uart6_sel, ARRAY_SIZE(uart6_sel), CLK_SET_PARENT_GATE);
539 hws[IMX7D_UART7_ROOT_SRC] = imx_clk_hw_mux2_flags("uart7_src", base + 0xb280, 24, 3, uart7_sel, ARRAY_SIZE(uart7_sel), CLK_SET_PARENT_GATE);
540 hws[IMX7D_ECSPI1_ROOT_SRC] = imx_clk_hw_mux2_flags("ecspi1_src", base + 0xb300, 24, 3, ecspi1_sel, ARRAY_SIZE(ecspi1_sel), CLK_SET_PARENT_GATE);
541 hws[IMX7D_ECSPI2_ROOT_SRC] = imx_clk_hw_mux2_flags("ecspi2_src", base + 0xb380, 24, 3, ecspi2_sel, ARRAY_SIZE(ecspi2_sel), CLK_SET_PARENT_GATE);
542 hws[IMX7D_ECSPI3_ROOT_SRC] = imx_clk_hw_mux2_flags("ecspi3_src", base + 0xb400, 24, 3, ecspi3_sel, ARRAY_SIZE(ecspi3_sel), CLK_SET_PARENT_GATE);
543 hws[IMX7D_ECSPI4_ROOT_SRC] = imx_clk_hw_mux2_flags("ecspi4_src", base + 0xb480, 24, 3, ecspi4_sel, ARRAY_SIZE(ecspi4_sel), CLK_SET_PARENT_GATE);
544 hws[IMX7D_PWM1_ROOT_SRC] = imx_clk_hw_mux2_flags("pwm1_src", base + 0xb500, 24, 3, pwm1_sel, ARRAY_SIZE(pwm1_sel), CLK_SET_PARENT_GATE);
545 hws[IMX7D_PWM2_ROOT_SRC] = imx_clk_hw_mux2_flags("pwm2_src", base + 0xb580, 24, 3, pwm2_sel, ARRAY_SIZE(pwm2_sel), CLK_SET_PARENT_GATE);
546 hws[IMX7D_PWM3_ROOT_SRC] = imx_clk_hw_mux2_flags("pwm3_src", base + 0xb600, 24, 3, pwm3_sel, ARRAY_SIZE(pwm3_sel), CLK_SET_PARENT_GATE);
547 hws[IMX7D_PWM4_ROOT_SRC] = imx_clk_hw_mux2_flags("pwm4_src", base + 0xb680, 24, 3, pwm4_sel, ARRAY_SIZE(pwm4_sel), CLK_SET_PARENT_GATE);
548 hws[IMX7D_FLEXTIMER1_ROOT_SRC] = imx_clk_hw_mux2_flags("flextimer1_src", base + 0xb700, 24, 3, flextimer1_sel, ARRAY_SIZE(flextimer1_sel), CLK_SET_PARENT_GATE);
549 hws[IMX7D_FLEXTIMER2_ROOT_SRC] = imx_clk_hw_mux2_flags("flextimer2_src", base + 0xb780, 24, 3, flextimer2_sel, ARRAY_SIZE(flextimer2_sel), CLK_SET_PARENT_GATE);
550 hws[IMX7D_SIM1_ROOT_SRC] = imx_clk_hw_mux2_flags("sim1_src", base + 0xb800, 24, 3, sim1_sel, ARRAY_SIZE(sim1_sel), CLK_SET_PARENT_GATE);
551 hws[IMX7D_SIM2_ROOT_SRC] = imx_clk_hw_mux2_flags("sim2_src", base + 0xb880, 24, 3, sim2_sel, ARRAY_SIZE(sim2_sel), CLK_SET_PARENT_GATE);
552 hws[IMX7D_GPT1_ROOT_SRC] = imx_clk_hw_mux2_flags("gpt1_src", base + 0xb900, 24, 3, gpt1_sel, ARRAY_SIZE(gpt1_sel), CLK_SET_PARENT_GATE);
553 hws[IMX7D_GPT2_ROOT_SRC] = imx_clk_hw_mux2_flags("gpt2_src", base + 0xb980, 24, 3, gpt2_sel, ARRAY_SIZE(gpt2_sel), CLK_SET_PARENT_GATE);
554 hws[IMX7D_GPT3_ROOT_SRC] = imx_clk_hw_mux2_flags("gpt3_src", base + 0xba00, 24, 3, gpt3_sel, ARRAY_SIZE(gpt3_sel), CLK_SET_PARENT_GATE);
555 hws[IMX7D_GPT4_ROOT_SRC] = imx_clk_hw_mux2_flags("gpt4_src", base + 0xba80, 24, 3, gpt4_sel, ARRAY_SIZE(gpt4_sel), CLK_SET_PARENT_GATE);
556 hws[IMX7D_TRACE_ROOT_SRC] = imx_clk_hw_mux2_flags("trace_src", base + 0xbb00, 24, 3, trace_sel, ARRAY_SIZE(trace_sel), CLK_SET_PARENT_GATE);
557 hws[IMX7D_WDOG_ROOT_SRC] = imx_clk_hw_mux2_flags("wdog_src", base + 0xbb80, 24, 3, wdog_sel, ARRAY_SIZE(wdog_sel), CLK_SET_PARENT_GATE);
558 hws[IMX7D_CSI_MCLK_ROOT_SRC] = imx_clk_hw_mux2_flags("csi_mclk_src", base + 0xbc00, 24, 3, csi_mclk_sel, ARRAY_SIZE(csi_mclk_sel), CLK_SET_PARENT_GATE);
559 hws[IMX7D_AUDIO_MCLK_ROOT_SRC] = imx_clk_hw_mux2_flags("audio_mclk_src", base + 0xbc80, 24, 3, audio_mclk_sel, ARRAY_SIZE(audio_mclk_sel), CLK_SET_PARENT_GATE);
560 hws[IMX7D_WRCLK_ROOT_SRC] = imx_clk_hw_mux2_flags("wrclk_src", base + 0xbd00, 24, 3, wrclk_sel, ARRAY_SIZE(wrclk_sel), CLK_SET_PARENT_GATE);
561 hws[IMX7D_CLKO1_ROOT_SRC] = imx_clk_hw_mux2_flags("clko1_src", base + 0xbd80, 24, 3, clko1_sel, ARRAY_SIZE(clko1_sel), CLK_SET_PARENT_GATE);
562 hws[IMX7D_CLKO2_ROOT_SRC] = imx_clk_hw_mux2_flags("clko2_src", base + 0xbe00, 24, 3, clko2_sel, ARRAY_SIZE(clko2_sel), CLK_SET_PARENT_GATE);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]563
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]564 hws[IMX7D_ARM_A7_ROOT_CG] = imx_clk_hw_gate3("arm_a7_cg", "arm_a7_src", base + 0x8000, 28);
565 hws[IMX7D_ARM_M4_ROOT_CG] = imx_clk_hw_gate3("arm_m4_cg", "arm_m4_src", base + 0x8080, 28);
566 hws[IMX7D_MAIN_AXI_ROOT_CG] = imx_clk_hw_gate3("axi_cg", "axi_src", base + 0x8800, 28);
567 hws[IMX7D_DISP_AXI_ROOT_CG] = imx_clk_hw_gate3("disp_axi_cg", "disp_axi_src", base + 0x8880, 28);
568 hws[IMX7D_ENET_AXI_ROOT_CG] = imx_clk_hw_gate3("enet_axi_cg", "enet_axi_src", base + 0x8900, 28);
569 hws[IMX7D_NAND_USDHC_BUS_ROOT_CG] = imx_clk_hw_gate3("nand_usdhc_cg", "nand_usdhc_src", base + 0x8980, 28);
570 hws[IMX7D_AHB_CHANNEL_ROOT_CG] = imx_clk_hw_gate3("ahb_cg", "ahb_src", base + 0x9000, 28);
571 hws[IMX7D_DRAM_PHYM_ROOT_CG] = imx_clk_hw_gate3("dram_phym_cg", "dram_phym_src", base + 0x9800, 28);
572 hws[IMX7D_DRAM_ROOT_CG] = imx_clk_hw_gate3("dram_cg", "dram_src", base + 0x9880, 28);
573 hws[IMX7D_DRAM_PHYM_ALT_ROOT_CG] = imx_clk_hw_gate3("dram_phym_alt_cg", "dram_phym_alt_src", base + 0xa000, 28);
574 hws[IMX7D_DRAM_ALT_ROOT_CG] = imx_clk_hw_gate3("dram_alt_cg", "dram_alt_src", base + 0xa080, 28);
575 hws[IMX7D_USB_HSIC_ROOT_CG] = imx_clk_hw_gate3("usb_hsic_cg", "usb_hsic_src", base + 0xa100, 28);
576 hws[IMX7D_PCIE_CTRL_ROOT_CG] = imx_clk_hw_gate3("pcie_ctrl_cg", "pcie_ctrl_src", base + 0xa180, 28);
577 hws[IMX7D_PCIE_PHY_ROOT_CG] = imx_clk_hw_gate3("pcie_phy_cg", "pcie_phy_src", base + 0xa200, 28);
578 hws[IMX7D_EPDC_PIXEL_ROOT_CG] = imx_clk_hw_gate3("epdc_pixel_cg", "epdc_pixel_src", base + 0xa280, 28);
579 hws[IMX7D_LCDIF_PIXEL_ROOT_CG] = imx_clk_hw_gate3("lcdif_pixel_cg", "lcdif_pixel_src", base + 0xa300, 28);
580 hws[IMX7D_MIPI_DSI_ROOT_CG] = imx_clk_hw_gate3("mipi_dsi_cg", "mipi_dsi_src", base + 0xa380, 28);
581 hws[IMX7D_MIPI_CSI_ROOT_CG] = imx_clk_hw_gate3("mipi_csi_cg", "mipi_csi_src", base + 0xa400, 28);
582 hws[IMX7D_MIPI_DPHY_ROOT_CG] = imx_clk_hw_gate3("mipi_dphy_cg", "mipi_dphy_src", base + 0xa480, 28);
583 hws[IMX7D_SAI1_ROOT_CG] = imx_clk_hw_gate3("sai1_cg", "sai1_src", base + 0xa500, 28);
584 hws[IMX7D_SAI2_ROOT_CG] = imx_clk_hw_gate3("sai2_cg", "sai2_src", base + 0xa580, 28);
585 hws[IMX7D_SAI3_ROOT_CG] = imx_clk_hw_gate3("sai3_cg", "sai3_src", base + 0xa600, 28);
586 hws[IMX7D_SPDIF_ROOT_CG] = imx_clk_hw_gate3("spdif_cg", "spdif_src", base + 0xa680, 28);
587 hws[IMX7D_ENET1_REF_ROOT_CG] = imx_clk_hw_gate3("enet1_ref_cg", "enet1_ref_src", base + 0xa700, 28);
588 hws[IMX7D_ENET1_TIME_ROOT_CG] = imx_clk_hw_gate3("enet1_time_cg", "enet1_time_src", base + 0xa780, 28);
589 hws[IMX7D_ENET2_REF_ROOT_CG] = imx_clk_hw_gate3("enet2_ref_cg", "enet2_ref_src", base + 0xa800, 28);
590 hws[IMX7D_ENET2_TIME_ROOT_CG] = imx_clk_hw_gate3("enet2_time_cg", "enet2_time_src", base + 0xa880, 28);
591 hws[IMX7D_ENET_PHY_REF_ROOT_CG] = imx_clk_hw_gate3("enet_phy_ref_cg", "enet_phy_ref_src", base + 0xa900, 28);
592 hws[IMX7D_EIM_ROOT_CG] = imx_clk_hw_gate3("eim_cg", "eim_src", base + 0xa980, 28);
593 hws[IMX7D_NAND_ROOT_CG] = imx_clk_hw_gate3("nand_cg", "nand_src", base + 0xaa00, 28);
594 hws[IMX7D_QSPI_ROOT_CG] = imx_clk_hw_gate3("qspi_cg", "qspi_src", base + 0xaa80, 28);
595 hws[IMX7D_USDHC1_ROOT_CG] = imx_clk_hw_gate3("usdhc1_cg", "usdhc1_src", base + 0xab00, 28);
596 hws[IMX7D_USDHC2_ROOT_CG] = imx_clk_hw_gate3("usdhc2_cg", "usdhc2_src", base + 0xab80, 28);
597 hws[IMX7D_USDHC3_ROOT_CG] = imx_clk_hw_gate3("usdhc3_cg", "usdhc3_src", base + 0xac00, 28);
598 hws[IMX7D_CAN1_ROOT_CG] = imx_clk_hw_gate3("can1_cg", "can1_src", base + 0xac80, 28);
599 hws[IMX7D_CAN2_ROOT_CG] = imx_clk_hw_gate3("can2_cg", "can2_src", base + 0xad00, 28);
600 hws[IMX7D_I2C1_ROOT_CG] = imx_clk_hw_gate3("i2c1_cg", "i2c1_src", base + 0xad80, 28);
601 hws[IMX7D_I2C2_ROOT_CG] = imx_clk_hw_gate3("i2c2_cg", "i2c2_src", base + 0xae00, 28);
602 hws[IMX7D_I2C3_ROOT_CG] = imx_clk_hw_gate3("i2c3_cg", "i2c3_src", base + 0xae80, 28);
603 hws[IMX7D_I2C4_ROOT_CG] = imx_clk_hw_gate3("i2c4_cg", "i2c4_src", base + 0xaf00, 28);
604 hws[IMX7D_UART1_ROOT_CG] = imx_clk_hw_gate3("uart1_cg", "uart1_src", base + 0xaf80, 28);
605 hws[IMX7D_UART2_ROOT_CG] = imx_clk_hw_gate3("uart2_cg", "uart2_src", base + 0xb000, 28);
606 hws[IMX7D_UART3_ROOT_CG] = imx_clk_hw_gate3("uart3_cg", "uart3_src", base + 0xb080, 28);
607 hws[IMX7D_UART4_ROOT_CG] = imx_clk_hw_gate3("uart4_cg", "uart4_src", base + 0xb100, 28);
608 hws[IMX7D_UART5_ROOT_CG] = imx_clk_hw_gate3("uart5_cg", "uart5_src", base + 0xb180, 28);
609 hws[IMX7D_UART6_ROOT_CG] = imx_clk_hw_gate3("uart6_cg", "uart6_src", base + 0xb200, 28);
610 hws[IMX7D_UART7_ROOT_CG] = imx_clk_hw_gate3("uart7_cg", "uart7_src", base + 0xb280, 28);
611 hws[IMX7D_ECSPI1_ROOT_CG] = imx_clk_hw_gate3("ecspi1_cg", "ecspi1_src", base + 0xb300, 28);
612 hws[IMX7D_ECSPI2_ROOT_CG] = imx_clk_hw_gate3("ecspi2_cg", "ecspi2_src", base + 0xb380, 28);
613 hws[IMX7D_ECSPI3_ROOT_CG] = imx_clk_hw_gate3("ecspi3_cg", "ecspi3_src", base + 0xb400, 28);
614 hws[IMX7D_ECSPI4_ROOT_CG] = imx_clk_hw_gate3("ecspi4_cg", "ecspi4_src", base + 0xb480, 28);
615 hws[IMX7D_PWM1_ROOT_CG] = imx_clk_hw_gate3("pwm1_cg", "pwm1_src", base + 0xb500, 28);
616 hws[IMX7D_PWM2_ROOT_CG] = imx_clk_hw_gate3("pwm2_cg", "pwm2_src", base + 0xb580, 28);
617 hws[IMX7D_PWM3_ROOT_CG] = imx_clk_hw_gate3("pwm3_cg", "pwm3_src", base + 0xb600, 28);
618 hws[IMX7D_PWM4_ROOT_CG] = imx_clk_hw_gate3("pwm4_cg", "pwm4_src", base + 0xb680, 28);
619 hws[IMX7D_FLEXTIMER1_ROOT_CG] = imx_clk_hw_gate3("flextimer1_cg", "flextimer1_src", base + 0xb700, 28);
620 hws[IMX7D_FLEXTIMER2_ROOT_CG] = imx_clk_hw_gate3("flextimer2_cg", "flextimer2_src", base + 0xb780, 28);
621 hws[IMX7D_SIM1_ROOT_CG] = imx_clk_hw_gate3("sim1_cg", "sim1_src", base + 0xb800, 28);
622 hws[IMX7D_SIM2_ROOT_CG] = imx_clk_hw_gate3("sim2_cg", "sim2_src", base + 0xb880, 28);
623 hws[IMX7D_GPT1_ROOT_CG] = imx_clk_hw_gate3("gpt1_cg", "gpt1_src", base + 0xb900, 28);
624 hws[IMX7D_GPT2_ROOT_CG] = imx_clk_hw_gate3("gpt2_cg", "gpt2_src", base + 0xb980, 28);
625 hws[IMX7D_GPT3_ROOT_CG] = imx_clk_hw_gate3("gpt3_cg", "gpt3_src", base + 0xbA00, 28);
626 hws[IMX7D_GPT4_ROOT_CG] = imx_clk_hw_gate3("gpt4_cg", "gpt4_src", base + 0xbA80, 28);
627 hws[IMX7D_TRACE_ROOT_CG] = imx_clk_hw_gate3("trace_cg", "trace_src", base + 0xbb00, 28);
628 hws[IMX7D_WDOG_ROOT_CG] = imx_clk_hw_gate3("wdog_cg", "wdog_src", base + 0xbb80, 28);
629 hws[IMX7D_CSI_MCLK_ROOT_CG] = imx_clk_hw_gate3("csi_mclk_cg", "csi_mclk_src", base + 0xbc00, 28);
630 hws[IMX7D_AUDIO_MCLK_ROOT_CG] = imx_clk_hw_gate3("audio_mclk_cg", "audio_mclk_src", base + 0xbc80, 28);
631 hws[IMX7D_WRCLK_ROOT_CG] = imx_clk_hw_gate3("wrclk_cg", "wrclk_src", base + 0xbd00, 28);
632 hws[IMX7D_CLKO1_ROOT_CG] = imx_clk_hw_gate3("clko1_cg", "clko1_src", base + 0xbd80, 28);
633 hws[IMX7D_CLKO2_ROOT_CG] = imx_clk_hw_gate3("clko2_cg", "clko2_src", base + 0xbe00, 28);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]634
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]635 hws[IMX7D_MAIN_AXI_ROOT_PRE_DIV] = imx_clk_hw_divider2("axi_pre_div", "axi_cg", base + 0x8800, 16, 3);
636 hws[IMX7D_DISP_AXI_ROOT_PRE_DIV] = imx_clk_hw_divider2("disp_axi_pre_div", "disp_axi_cg", base + 0x8880, 16, 3);
637 hws[IMX7D_ENET_AXI_ROOT_PRE_DIV] = imx_clk_hw_divider2("enet_axi_pre_div", "enet_axi_cg", base + 0x8900, 16, 3);
638 hws[IMX7D_NAND_USDHC_BUS_ROOT_PRE_DIV] = imx_clk_hw_divider2("nand_usdhc_pre_div", "nand_usdhc_cg", base + 0x8980, 16, 3);
639 hws[IMX7D_AHB_CHANNEL_ROOT_PRE_DIV] = imx_clk_hw_divider2("ahb_pre_div", "ahb_cg", base + 0x9000, 16, 3);
640 hws[IMX7D_DRAM_PHYM_ALT_ROOT_PRE_DIV] = imx_clk_hw_divider2("dram_phym_alt_pre_div", "dram_phym_alt_cg", base + 0xa000, 16, 3);
641 hws[IMX7D_DRAM_ALT_ROOT_PRE_DIV] = imx_clk_hw_divider2("dram_alt_pre_div", "dram_alt_cg", base + 0xa080, 16, 3);
642 hws[IMX7D_USB_HSIC_ROOT_PRE_DIV] = imx_clk_hw_divider2("usb_hsic_pre_div", "usb_hsic_cg", base + 0xa100, 16, 3);
643 hws[IMX7D_PCIE_CTRL_ROOT_PRE_DIV] = imx_clk_hw_divider2("pcie_ctrl_pre_div", "pcie_ctrl_cg", base + 0xa180, 16, 3);
644 hws[IMX7D_PCIE_PHY_ROOT_PRE_DIV] = imx_clk_hw_divider2("pcie_phy_pre_div", "pcie_phy_cg", base + 0xa200, 16, 3);
645 hws[IMX7D_EPDC_PIXEL_ROOT_PRE_DIV] = imx_clk_hw_divider2("epdc_pixel_pre_div", "epdc_pixel_cg", base + 0xa280, 16, 3);
646 hws[IMX7D_LCDIF_PIXEL_ROOT_PRE_DIV] = imx_clk_hw_divider2("lcdif_pixel_pre_div", "lcdif_pixel_cg", base + 0xa300, 16, 3);
647 hws[IMX7D_MIPI_DSI_ROOT_PRE_DIV] = imx_clk_hw_divider2("mipi_dsi_pre_div", "mipi_dsi_cg", base + 0xa380, 16, 3);
648 hws[IMX7D_MIPI_CSI_ROOT_PRE_DIV] = imx_clk_hw_divider2("mipi_csi_pre_div", "mipi_csi_cg", base + 0xa400, 16, 3);
649 hws[IMX7D_MIPI_DPHY_ROOT_PRE_DIV] = imx_clk_hw_divider2("mipi_dphy_pre_div", "mipi_dphy_cg", base + 0xa480, 16, 3);
650 hws[IMX7D_SAI1_ROOT_PRE_DIV] = imx_clk_hw_divider2("sai1_pre_div", "sai1_cg", base + 0xa500, 16, 3);
651 hws[IMX7D_SAI2_ROOT_PRE_DIV] = imx_clk_hw_divider2("sai2_pre_div", "sai2_cg", base + 0xa580, 16, 3);
652 hws[IMX7D_SAI3_ROOT_PRE_DIV] = imx_clk_hw_divider2("sai3_pre_div", "sai3_cg", base + 0xa600, 16, 3);
653 hws[IMX7D_SPDIF_ROOT_PRE_DIV] = imx_clk_hw_divider2("spdif_pre_div", "spdif_cg", base + 0xa680, 16, 3);
654 hws[IMX7D_ENET1_REF_ROOT_PRE_DIV] = imx_clk_hw_divider2("enet1_ref_pre_div", "enet1_ref_cg", base + 0xa700, 16, 3);
655 hws[IMX7D_ENET1_TIME_ROOT_PRE_DIV] = imx_clk_hw_divider2("enet1_time_pre_div", "enet1_time_cg", base + 0xa780, 16, 3);
656 hws[IMX7D_ENET2_REF_ROOT_PRE_DIV] = imx_clk_hw_divider2("enet2_ref_pre_div", "enet2_ref_cg", base + 0xa800, 16, 3);
657 hws[IMX7D_ENET2_TIME_ROOT_PRE_DIV] = imx_clk_hw_divider2("enet2_time_pre_div", "enet2_time_cg", base + 0xa880, 16, 3);
658 hws[IMX7D_ENET_PHY_REF_ROOT_PRE_DIV] = imx_clk_hw_divider2("enet_phy_ref_pre_div", "enet_phy_ref_cg", base + 0xa900, 16, 3);
659 hws[IMX7D_EIM_ROOT_PRE_DIV] = imx_clk_hw_divider2("eim_pre_div", "eim_cg", base + 0xa980, 16, 3);
660 hws[IMX7D_NAND_ROOT_PRE_DIV] = imx_clk_hw_divider2("nand_pre_div", "nand_cg", base + 0xaa00, 16, 3);
661 hws[IMX7D_QSPI_ROOT_PRE_DIV] = imx_clk_hw_divider2("qspi_pre_div", "qspi_cg", base + 0xaa80, 16, 3);
662 hws[IMX7D_USDHC1_ROOT_PRE_DIV] = imx_clk_hw_divider2("usdhc1_pre_div", "usdhc1_cg", base + 0xab00, 16, 3);
663 hws[IMX7D_USDHC2_ROOT_PRE_DIV] = imx_clk_hw_divider2("usdhc2_pre_div", "usdhc2_cg", base + 0xab80, 16, 3);
664 hws[IMX7D_USDHC3_ROOT_PRE_DIV] = imx_clk_hw_divider2("usdhc3_pre_div", "usdhc3_cg", base + 0xac00, 16, 3);
665 hws[IMX7D_CAN1_ROOT_PRE_DIV] = imx_clk_hw_divider2("can1_pre_div", "can1_cg", base + 0xac80, 16, 3);
666 hws[IMX7D_CAN2_ROOT_PRE_DIV] = imx_clk_hw_divider2("can2_pre_div", "can2_cg", base + 0xad00, 16, 3);
667 hws[IMX7D_I2C1_ROOT_PRE_DIV] = imx_clk_hw_divider2("i2c1_pre_div", "i2c1_cg", base + 0xad80, 16, 3);
668 hws[IMX7D_I2C2_ROOT_PRE_DIV] = imx_clk_hw_divider2("i2c2_pre_div", "i2c2_cg", base + 0xae00, 16, 3);
669 hws[IMX7D_I2C3_ROOT_PRE_DIV] = imx_clk_hw_divider2("i2c3_pre_div", "i2c3_cg", base + 0xae80, 16, 3);
670 hws[IMX7D_I2C4_ROOT_PRE_DIV] = imx_clk_hw_divider2("i2c4_pre_div", "i2c4_cg", base + 0xaf00, 16, 3);
671 hws[IMX7D_UART1_ROOT_PRE_DIV] = imx_clk_hw_divider2("uart1_pre_div", "uart1_cg", base + 0xaf80, 16, 3);
672 hws[IMX7D_UART2_ROOT_PRE_DIV] = imx_clk_hw_divider2("uart2_pre_div", "uart2_cg", base + 0xb000, 16, 3);
673 hws[IMX7D_UART3_ROOT_PRE_DIV] = imx_clk_hw_divider2("uart3_pre_div", "uart3_cg", base + 0xb080, 16, 3);
674 hws[IMX7D_UART4_ROOT_PRE_DIV] = imx_clk_hw_divider2("uart4_pre_div", "uart4_cg", base + 0xb100, 16, 3);
675 hws[IMX7D_UART5_ROOT_PRE_DIV] = imx_clk_hw_divider2("uart5_pre_div", "uart5_cg", base + 0xb180, 16, 3);
676 hws[IMX7D_UART6_ROOT_PRE_DIV] = imx_clk_hw_divider2("uart6_pre_div", "uart6_cg", base + 0xb200, 16, 3);
677 hws[IMX7D_UART7_ROOT_PRE_DIV] = imx_clk_hw_divider2("uart7_pre_div", "uart7_cg", base + 0xb280, 16, 3);
678 hws[IMX7D_ECSPI1_ROOT_PRE_DIV] = imx_clk_hw_divider2("ecspi1_pre_div", "ecspi1_cg", base + 0xb300, 16, 3);
679 hws[IMX7D_ECSPI2_ROOT_PRE_DIV] = imx_clk_hw_divider2("ecspi2_pre_div", "ecspi2_cg", base + 0xb380, 16, 3);
680 hws[IMX7D_ECSPI3_ROOT_PRE_DIV] = imx_clk_hw_divider2("ecspi3_pre_div", "ecspi3_cg", base + 0xb400, 16, 3);
681 hws[IMX7D_ECSPI4_ROOT_PRE_DIV] = imx_clk_hw_divider2("ecspi4_pre_div", "ecspi4_cg", base + 0xb480, 16, 3);
682 hws[IMX7D_PWM1_ROOT_PRE_DIV] = imx_clk_hw_divider2("pwm1_pre_div", "pwm1_cg", base + 0xb500, 16, 3);
683 hws[IMX7D_PWM2_ROOT_PRE_DIV] = imx_clk_hw_divider2("pwm2_pre_div", "pwm2_cg", base + 0xb580, 16, 3);
684 hws[IMX7D_PWM3_ROOT_PRE_DIV] = imx_clk_hw_divider2("pwm3_pre_div", "pwm3_cg", base + 0xb600, 16, 3);
685 hws[IMX7D_PWM4_ROOT_PRE_DIV] = imx_clk_hw_divider2("pwm4_pre_div", "pwm4_cg", base + 0xb680, 16, 3);
686 hws[IMX7D_FLEXTIMER1_ROOT_PRE_DIV] = imx_clk_hw_divider2("flextimer1_pre_div", "flextimer1_cg", base + 0xb700, 16, 3);
687 hws[IMX7D_FLEXTIMER2_ROOT_PRE_DIV] = imx_clk_hw_divider2("flextimer2_pre_div", "flextimer2_cg", base + 0xb780, 16, 3);
688 hws[IMX7D_SIM1_ROOT_PRE_DIV] = imx_clk_hw_divider2("sim1_pre_div", "sim1_cg", base + 0xb800, 16, 3);
689 hws[IMX7D_SIM2_ROOT_PRE_DIV] = imx_clk_hw_divider2("sim2_pre_div", "sim2_cg", base + 0xb880, 16, 3);
690 hws[IMX7D_GPT1_ROOT_PRE_DIV] = imx_clk_hw_divider2("gpt1_pre_div", "gpt1_cg", base + 0xb900, 16, 3);
691 hws[IMX7D_GPT2_ROOT_PRE_DIV] = imx_clk_hw_divider2("gpt2_pre_div", "gpt2_cg", base + 0xb980, 16, 3);
692 hws[IMX7D_GPT3_ROOT_PRE_DIV] = imx_clk_hw_divider2("gpt3_pre_div", "gpt3_cg", base + 0xba00, 16, 3);
693 hws[IMX7D_GPT4_ROOT_PRE_DIV] = imx_clk_hw_divider2("gpt4_pre_div", "gpt4_cg", base + 0xba80, 16, 3);
694 hws[IMX7D_TRACE_ROOT_PRE_DIV] = imx_clk_hw_divider2("trace_pre_div", "trace_cg", base + 0xbb00, 16, 3);
695 hws[IMX7D_WDOG_ROOT_PRE_DIV] = imx_clk_hw_divider2("wdog_pre_div", "wdog_cg", base + 0xbb80, 16, 3);
696 hws[IMX7D_CSI_MCLK_ROOT_PRE_DIV] = imx_clk_hw_divider2("csi_mclk_pre_div", "csi_mclk_cg", base + 0xbc00, 16, 3);
697 hws[IMX7D_AUDIO_MCLK_ROOT_PRE_DIV] = imx_clk_hw_divider2("audio_mclk_pre_div", "audio_mclk_cg", base + 0xbc80, 16, 3);
698 hws[IMX7D_WRCLK_ROOT_PRE_DIV] = imx_clk_hw_divider2("wrclk_pre_div", "wrclk_cg", base + 0xbd00, 16, 3);
699 hws[IMX7D_CLKO1_ROOT_PRE_DIV] = imx_clk_hw_divider2("clko1_pre_div", "clko1_cg", base + 0xbd80, 16, 3);
700 hws[IMX7D_CLKO2_ROOT_PRE_DIV] = imx_clk_hw_divider2("clko2_pre_div", "clko2_cg", base + 0xbe00, 16, 3);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]701
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]702 hws[IMX7D_ARM_A7_ROOT_DIV] = imx_clk_hw_divider2("arm_a7_div", "arm_a7_cg", base + 0x8000, 0, 3);
703 hws[IMX7D_ARM_M4_ROOT_DIV] = imx_clk_hw_divider2("arm_m4_div", "arm_m4_cg", base + 0x8080, 0, 3);
704 hws[IMX7D_MAIN_AXI_ROOT_DIV] = imx_clk_hw_divider2("axi_post_div", "axi_pre_div", base + 0x8800, 0, 6);
705 hws[IMX7D_DISP_AXI_ROOT_DIV] = imx_clk_hw_divider2("disp_axi_post_div", "disp_axi_pre_div", base + 0x8880, 0, 6);
706 hws[IMX7D_ENET_AXI_ROOT_DIV] = imx_clk_hw_divider2("enet_axi_post_div", "enet_axi_pre_div", base + 0x8900, 0, 6);
707 hws[IMX7D_NAND_USDHC_BUS_ROOT_CLK] = imx_clk_hw_divider2("nand_usdhc_root_clk", "nand_usdhc_pre_div", base + 0x8980, 0, 6);
708 hws[IMX7D_AHB_CHANNEL_ROOT_DIV] = imx_clk_hw_divider2("ahb_root_clk", "ahb_pre_div", base + 0x9000, 0, 6);
709 hws[IMX7D_IPG_ROOT_CLK] = imx_clk_hw_divider_flags("ipg_root_clk", "ahb_root_clk", base + 0x9080, 0, 2, CLK_IS_CRITICAL | CLK_OPS_PARENT_ENABLE | CLK_SET_RATE_PARENT);
710 hws[IMX7D_DRAM_ROOT_DIV] = imx_clk_hw_divider2("dram_post_div", "dram_cg", base + 0x9880, 0, 3);
711 hws[IMX7D_DRAM_PHYM_ALT_ROOT_DIV] = imx_clk_hw_divider2("dram_phym_alt_post_div", "dram_phym_alt_pre_div", base + 0xa000, 0, 3);
712 hws[IMX7D_DRAM_ALT_ROOT_DIV] = imx_clk_hw_divider2("dram_alt_post_div", "dram_alt_pre_div", base + 0xa080, 0, 3);
713 hws[IMX7D_USB_HSIC_ROOT_DIV] = imx_clk_hw_divider2("usb_hsic_post_div", "usb_hsic_pre_div", base + 0xa100, 0, 6);
714 hws[IMX7D_PCIE_CTRL_ROOT_DIV] = imx_clk_hw_divider2("pcie_ctrl_post_div", "pcie_ctrl_pre_div", base + 0xa180, 0, 6);
715 hws[IMX7D_PCIE_PHY_ROOT_DIV] = imx_clk_hw_divider2("pcie_phy_post_div", "pcie_phy_pre_div", base + 0xa200, 0, 6);
716 hws[IMX7D_EPDC_PIXEL_ROOT_DIV] = imx_clk_hw_divider2("epdc_pixel_post_div", "epdc_pixel_pre_div", base + 0xa280, 0, 6);
717 hws[IMX7D_LCDIF_PIXEL_ROOT_DIV] = imx_clk_hw_divider2("lcdif_pixel_post_div", "lcdif_pixel_pre_div", base + 0xa300, 0, 6);
718 hws[IMX7D_MIPI_DSI_ROOT_DIV] = imx_clk_hw_divider2("mipi_dsi_post_div", "mipi_dsi_pre_div", base + 0xa380, 0, 6);
719 hws[IMX7D_MIPI_CSI_ROOT_DIV] = imx_clk_hw_divider2("mipi_csi_post_div", "mipi_csi_pre_div", base + 0xa400, 0, 6);
720 hws[IMX7D_MIPI_DPHY_ROOT_DIV] = imx_clk_hw_divider2("mipi_dphy_post_div", "mipi_dphy_pre_div", base + 0xa480, 0, 6);
721 hws[IMX7D_SAI1_ROOT_DIV] = imx_clk_hw_divider2("sai1_post_div", "sai1_pre_div", base + 0xa500, 0, 6);
722 hws[IMX7D_SAI2_ROOT_DIV] = imx_clk_hw_divider2("sai2_post_div", "sai2_pre_div", base + 0xa580, 0, 6);
723 hws[IMX7D_SAI3_ROOT_DIV] = imx_clk_hw_divider2("sai3_post_div", "sai3_pre_div", base + 0xa600, 0, 6);
724 hws[IMX7D_SPDIF_ROOT_DIV] = imx_clk_hw_divider2("spdif_post_div", "spdif_pre_div", base + 0xa680, 0, 6);
725 hws[IMX7D_ENET1_REF_ROOT_DIV] = imx_clk_hw_divider2("enet1_ref_post_div", "enet1_ref_pre_div", base + 0xa700, 0, 6);
726 hws[IMX7D_ENET1_TIME_ROOT_DIV] = imx_clk_hw_divider2("enet1_time_post_div", "enet1_time_pre_div", base + 0xa780, 0, 6);
727 hws[IMX7D_ENET2_REF_ROOT_DIV] = imx_clk_hw_divider2("enet2_ref_post_div", "enet2_ref_pre_div", base + 0xa800, 0, 6);
728 hws[IMX7D_ENET2_TIME_ROOT_DIV] = imx_clk_hw_divider2("enet2_time_post_div", "enet2_time_pre_div", base + 0xa880, 0, 6);
729 hws[IMX7D_ENET_PHY_REF_ROOT_CLK] = imx_clk_hw_divider2("enet_phy_ref_root_clk", "enet_phy_ref_pre_div", base + 0xa900, 0, 6);
730 hws[IMX7D_EIM_ROOT_DIV] = imx_clk_hw_divider2("eim_post_div", "eim_pre_div", base + 0xa980, 0, 6);
731 hws[IMX7D_NAND_ROOT_CLK] = imx_clk_hw_divider2("nand_root_clk", "nand_pre_div", base + 0xaa00, 0, 6);
732 hws[IMX7D_QSPI_ROOT_DIV] = imx_clk_hw_divider2("qspi_post_div", "qspi_pre_div", base + 0xaa80, 0, 6);
733 hws[IMX7D_USDHC1_ROOT_DIV] = imx_clk_hw_divider2("usdhc1_post_div", "usdhc1_pre_div", base + 0xab00, 0, 6);
734 hws[IMX7D_USDHC2_ROOT_DIV] = imx_clk_hw_divider2("usdhc2_post_div", "usdhc2_pre_div", base + 0xab80, 0, 6);
735 hws[IMX7D_USDHC3_ROOT_DIV] = imx_clk_hw_divider2("usdhc3_post_div", "usdhc3_pre_div", base + 0xac00, 0, 6);
736 hws[IMX7D_CAN1_ROOT_DIV] = imx_clk_hw_divider2("can1_post_div", "can1_pre_div", base + 0xac80, 0, 6);
737 hws[IMX7D_CAN2_ROOT_DIV] = imx_clk_hw_divider2("can2_post_div", "can2_pre_div", base + 0xad00, 0, 6);
738 hws[IMX7D_I2C1_ROOT_DIV] = imx_clk_hw_divider2("i2c1_post_div", "i2c1_pre_div", base + 0xad80, 0, 6);
739 hws[IMX7D_I2C2_ROOT_DIV] = imx_clk_hw_divider2("i2c2_post_div", "i2c2_pre_div", base + 0xae00, 0, 6);
740 hws[IMX7D_I2C3_ROOT_DIV] = imx_clk_hw_divider2("i2c3_post_div", "i2c3_pre_div", base + 0xae80, 0, 6);
741 hws[IMX7D_I2C4_ROOT_DIV] = imx_clk_hw_divider2("i2c4_post_div", "i2c4_pre_div", base + 0xaf00, 0, 6);
742 hws[IMX7D_UART1_ROOT_DIV] = imx_clk_hw_divider2("uart1_post_div", "uart1_pre_div", base + 0xaf80, 0, 6);
743 hws[IMX7D_UART2_ROOT_DIV] = imx_clk_hw_divider2("uart2_post_div", "uart2_pre_div", base + 0xb000, 0, 6);
744 hws[IMX7D_UART3_ROOT_DIV] = imx_clk_hw_divider2("uart3_post_div", "uart3_pre_div", base + 0xb080, 0, 6);
745 hws[IMX7D_UART4_ROOT_DIV] = imx_clk_hw_divider2("uart4_post_div", "uart4_pre_div", base + 0xb100, 0, 6);
746 hws[IMX7D_UART5_ROOT_DIV] = imx_clk_hw_divider2("uart5_post_div", "uart5_pre_div", base + 0xb180, 0, 6);
747 hws[IMX7D_UART6_ROOT_DIV] = imx_clk_hw_divider2("uart6_post_div", "uart6_pre_div", base + 0xb200, 0, 6);
748 hws[IMX7D_UART7_ROOT_DIV] = imx_clk_hw_divider2("uart7_post_div", "uart7_pre_div", base + 0xb280, 0, 6);
749 hws[IMX7D_ECSPI1_ROOT_DIV] = imx_clk_hw_divider2("ecspi1_post_div", "ecspi1_pre_div", base + 0xb300, 0, 6);
750 hws[IMX7D_ECSPI2_ROOT_DIV] = imx_clk_hw_divider2("ecspi2_post_div", "ecspi2_pre_div", base + 0xb380, 0, 6);
751 hws[IMX7D_ECSPI3_ROOT_DIV] = imx_clk_hw_divider2("ecspi3_post_div", "ecspi3_pre_div", base + 0xb400, 0, 6);
752 hws[IMX7D_ECSPI4_ROOT_DIV] = imx_clk_hw_divider2("ecspi4_post_div", "ecspi4_pre_div", base + 0xb480, 0, 6);
753 hws[IMX7D_PWM1_ROOT_DIV] = imx_clk_hw_divider2("pwm1_post_div", "pwm1_pre_div", base + 0xb500, 0, 6);
754 hws[IMX7D_PWM2_ROOT_DIV] = imx_clk_hw_divider2("pwm2_post_div", "pwm2_pre_div", base + 0xb580, 0, 6);
755 hws[IMX7D_PWM3_ROOT_DIV] = imx_clk_hw_divider2("pwm3_post_div", "pwm3_pre_div", base + 0xb600, 0, 6);
756 hws[IMX7D_PWM4_ROOT_DIV] = imx_clk_hw_divider2("pwm4_post_div", "pwm4_pre_div", base + 0xb680, 0, 6);
757 hws[IMX7D_FLEXTIMER1_ROOT_DIV] = imx_clk_hw_divider2("flextimer1_post_div", "flextimer1_pre_div", base + 0xb700, 0, 6);
758 hws[IMX7D_FLEXTIMER2_ROOT_DIV] = imx_clk_hw_divider2("flextimer2_post_div", "flextimer2_pre_div", base + 0xb780, 0, 6);
759 hws[IMX7D_SIM1_ROOT_DIV] = imx_clk_hw_divider2("sim1_post_div", "sim1_pre_div", base + 0xb800, 0, 6);
760 hws[IMX7D_SIM2_ROOT_DIV] = imx_clk_hw_divider2("sim2_post_div", "sim2_pre_div", base + 0xb880, 0, 6);
761 hws[IMX7D_GPT1_ROOT_DIV] = imx_clk_hw_divider2("gpt1_post_div", "gpt1_pre_div", base + 0xb900, 0, 6);
762 hws[IMX7D_GPT2_ROOT_DIV] = imx_clk_hw_divider2("gpt2_post_div", "gpt2_pre_div", base + 0xb980, 0, 6);
763 hws[IMX7D_GPT3_ROOT_DIV] = imx_clk_hw_divider2("gpt3_post_div", "gpt3_pre_div", base + 0xba00, 0, 6);
764 hws[IMX7D_GPT4_ROOT_DIV] = imx_clk_hw_divider2("gpt4_post_div", "gpt4_pre_div", base + 0xba80, 0, 6);
765 hws[IMX7D_TRACE_ROOT_DIV] = imx_clk_hw_divider2("trace_post_div", "trace_pre_div", base + 0xbb00, 0, 6);
766 hws[IMX7D_WDOG_ROOT_DIV] = imx_clk_hw_divider2("wdog_post_div", "wdog_pre_div", base + 0xbb80, 0, 6);
767 hws[IMX7D_CSI_MCLK_ROOT_DIV] = imx_clk_hw_divider2("csi_mclk_post_div", "csi_mclk_pre_div", base + 0xbc00, 0, 6);
768 hws[IMX7D_AUDIO_MCLK_ROOT_DIV] = imx_clk_hw_divider2("audio_mclk_post_div", "audio_mclk_pre_div", base + 0xbc80, 0, 6);
769 hws[IMX7D_WRCLK_ROOT_DIV] = imx_clk_hw_divider2("wrclk_post_div", "wrclk_pre_div", base + 0xbd00, 0, 6);
770 hws[IMX7D_CLKO1_ROOT_DIV] = imx_clk_hw_divider2("clko1_post_div", "clko1_pre_div", base + 0xbd80, 0, 6);
771 hws[IMX7D_CLKO2_ROOT_DIV] = imx_clk_hw_divider2("clko2_post_div", "clko2_pre_div", base + 0xbe00, 0, 6);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]772
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]773 hws[IMX7D_ARM_A7_ROOT_CLK] = imx_clk_hw_gate2_flags("arm_a7_root_clk", "arm_a7_div", base + 0x4000, 0, CLK_OPS_PARENT_ENABLE);
774 hws[IMX7D_ARM_M4_ROOT_CLK] = imx_clk_hw_gate4("arm_m4_root_clk", "arm_m4_div", base + 0x4010, 0);
775 hws[IMX7D_MAIN_AXI_ROOT_CLK] = imx_clk_hw_gate2_flags("main_axi_root_clk", "axi_post_div", base + 0x4040, 0, CLK_IS_CRITICAL | CLK_OPS_PARENT_ENABLE);
776 hws[IMX7D_DISP_AXI_ROOT_CLK] = imx_clk_hw_gate4("disp_axi_root_clk", "disp_axi_post_div", base + 0x4050, 0);
777 hws[IMX7D_ENET_AXI_ROOT_CLK] = imx_clk_hw_gate4("enet_axi_root_clk", "enet_axi_post_div", base + 0x4060, 0);
778 hws[IMX7D_OCRAM_CLK] = imx_clk_hw_gate4("ocram_clk", "main_axi_root_clk", base + 0x4110, 0);
779 hws[IMX7D_OCRAM_S_CLK] = imx_clk_hw_gate4("ocram_s_clk", "ahb_root_clk", base + 0x4120, 0);
780 hws[IMX7D_DRAM_ROOT_CLK] = imx_clk_hw_gate2_flags("dram_root_clk", "dram_post_div", base + 0x4130, 0, CLK_IS_CRITICAL | CLK_OPS_PARENT_ENABLE);
781 hws[IMX7D_DRAM_PHYM_ROOT_CLK] = imx_clk_hw_gate2_flags("dram_phym_root_clk", "dram_phym_cg", base + 0x4130, 0, CLK_IS_CRITICAL | CLK_OPS_PARENT_ENABLE);
782 hws[IMX7D_DRAM_PHYM_ALT_ROOT_CLK] = imx_clk_hw_gate2_flags("dram_phym_alt_root_clk", "dram_phym_alt_post_div", base + 0x4130, 0, CLK_IS_CRITICAL | CLK_OPS_PARENT_ENABLE);
783 hws[IMX7D_DRAM_ALT_ROOT_CLK] = imx_clk_hw_gate2_flags("dram_alt_root_clk", "dram_alt_post_div", base + 0x4130, 0, CLK_IS_CRITICAL | CLK_OPS_PARENT_ENABLE);
784 hws[IMX7D_OCOTP_CLK] = imx_clk_hw_gate4("ocotp_clk", "ipg_root_clk", base + 0x4230, 0);
785 hws[IMX7D_SNVS_CLK] = imx_clk_hw_gate4("snvs_clk", "ipg_root_clk", base + 0x4250, 0);
786 hws[IMX7D_MU_ROOT_CLK] = imx_clk_hw_gate4("mu_root_clk", "ipg_root_clk", base + 0x4270, 0);
787 hws[IMX7D_CAAM_CLK] = imx_clk_hw_gate4("caam_clk", "ipg_root_clk", base + 0x4240, 0);
788 hws[IMX7D_USB_HSIC_ROOT_CLK] = imx_clk_hw_gate4("usb_hsic_root_clk", "usb_hsic_post_div", base + 0x4690, 0);
789 hws[IMX7D_SDMA_CORE_CLK] = imx_clk_hw_gate4("sdma_root_clk", "ahb_root_clk", base + 0x4480, 0);
790 hws[IMX7D_PCIE_CTRL_ROOT_CLK] = imx_clk_hw_gate4("pcie_ctrl_root_clk", "pcie_ctrl_post_div", base + 0x4600, 0);
791 hws[IMX7D_PCIE_PHY_ROOT_CLK] = imx_clk_hw_gate4("pcie_phy_root_clk", "pcie_phy_post_div", base + 0x4600, 0);
792 hws[IMX7D_EPDC_PIXEL_ROOT_CLK] = imx_clk_hw_gate4("epdc_pixel_root_clk", "epdc_pixel_post_div", base + 0x44a0, 0);
793 hws[IMX7D_LCDIF_PIXEL_ROOT_CLK] = imx_clk_hw_gate4("lcdif_pixel_root_clk", "lcdif_pixel_post_div", base + 0x44b0, 0);
Laurent Pinchart4ae9afb2020-03-09 18:17:09 +0200[diff] [blame]794 hws[IMX7D_PXP_CLK] = imx_clk_hw_gate4("pxp_clk", "main_axi_root_clk", base + 0x44c0, 0);
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]795 hws[IMX7D_MIPI_DSI_ROOT_CLK] = imx_clk_hw_gate4("mipi_dsi_root_clk", "mipi_dsi_post_div", base + 0x4650, 0);
796 hws[IMX7D_MIPI_CSI_ROOT_CLK] = imx_clk_hw_gate4("mipi_csi_root_clk", "mipi_csi_post_div", base + 0x4640, 0);
797 hws[IMX7D_MIPI_DPHY_ROOT_CLK] = imx_clk_hw_gate4("mipi_dphy_root_clk", "mipi_dphy_post_div", base + 0x4660, 0);
798 hws[IMX7D_ENET1_IPG_ROOT_CLK] = imx_clk_hw_gate2_shared2("enet1_ipg_root_clk", "enet_axi_post_div", base + 0x4700, 0, &share_count_enet1);
799 hws[IMX7D_ENET1_TIME_ROOT_CLK] = imx_clk_hw_gate2_shared2("enet1_time_root_clk", "enet1_time_post_div", base + 0x4700, 0, &share_count_enet1);
800 hws[IMX7D_ENET2_IPG_ROOT_CLK] = imx_clk_hw_gate2_shared2("enet2_ipg_root_clk", "enet_axi_post_div", base + 0x4710, 0, &share_count_enet2);
801 hws[IMX7D_ENET2_TIME_ROOT_CLK] = imx_clk_hw_gate2_shared2("enet2_time_root_clk", "enet2_time_post_div", base + 0x4710, 0, &share_count_enet2);
802 hws[IMX7D_SAI1_ROOT_CLK] = imx_clk_hw_gate2_shared2("sai1_root_clk", "sai1_post_div", base + 0x48c0, 0, &share_count_sai1);
803 hws[IMX7D_SAI1_IPG_CLK] = imx_clk_hw_gate2_shared2("sai1_ipg_clk", "ipg_root_clk", base + 0x48c0, 0, &share_count_sai1);
804 hws[IMX7D_SAI2_ROOT_CLK] = imx_clk_hw_gate2_shared2("sai2_root_clk", "sai2_post_div", base + 0x48d0, 0, &share_count_sai2);
805 hws[IMX7D_SAI2_IPG_CLK] = imx_clk_hw_gate2_shared2("sai2_ipg_clk", "ipg_root_clk", base + 0x48d0, 0, &share_count_sai2);
806 hws[IMX7D_SAI3_ROOT_CLK] = imx_clk_hw_gate2_shared2("sai3_root_clk", "sai3_post_div", base + 0x48e0, 0, &share_count_sai3);
807 hws[IMX7D_SAI3_IPG_CLK] = imx_clk_hw_gate2_shared2("sai3_ipg_clk", "ipg_root_clk", base + 0x48e0, 0, &share_count_sai3);
808 hws[IMX7D_SPDIF_ROOT_CLK] = imx_clk_hw_gate4("spdif_root_clk", "spdif_post_div", base + 0x44d0, 0);
809 hws[IMX7D_EIM_ROOT_CLK] = imx_clk_hw_gate4("eim_root_clk", "eim_post_div", base + 0x4160, 0);
810 hws[IMX7D_NAND_RAWNAND_CLK] = imx_clk_hw_gate2_shared2("nand_rawnand_clk", "nand_root_clk", base + 0x4140, 0, &share_count_nand);
811 hws[IMX7D_NAND_USDHC_BUS_RAWNAND_CLK] = imx_clk_hw_gate2_shared2("nand_usdhc_rawnand_clk", "nand_usdhc_root_clk", base + 0x4140, 0, &share_count_nand);
812 hws[IMX7D_QSPI_ROOT_CLK] = imx_clk_hw_gate4("qspi_root_clk", "qspi_post_div", base + 0x4150, 0);
813 hws[IMX7D_USDHC1_ROOT_CLK] = imx_clk_hw_gate4("usdhc1_root_clk", "usdhc1_post_div", base + 0x46c0, 0);
814 hws[IMX7D_USDHC2_ROOT_CLK] = imx_clk_hw_gate4("usdhc2_root_clk", "usdhc2_post_div", base + 0x46d0, 0);
815 hws[IMX7D_USDHC3_ROOT_CLK] = imx_clk_hw_gate4("usdhc3_root_clk", "usdhc3_post_div", base + 0x46e0, 0);
816 hws[IMX7D_CAN1_ROOT_CLK] = imx_clk_hw_gate4("can1_root_clk", "can1_post_div", base + 0x4740, 0);
817 hws[IMX7D_CAN2_ROOT_CLK] = imx_clk_hw_gate4("can2_root_clk", "can2_post_div", base + 0x4750, 0);
818 hws[IMX7D_I2C1_ROOT_CLK] = imx_clk_hw_gate4("i2c1_root_clk", "i2c1_post_div", base + 0x4880, 0);
819 hws[IMX7D_I2C2_ROOT_CLK] = imx_clk_hw_gate4("i2c2_root_clk", "i2c2_post_div", base + 0x4890, 0);
820 hws[IMX7D_I2C3_ROOT_CLK] = imx_clk_hw_gate4("i2c3_root_clk", "i2c3_post_div", base + 0x48a0, 0);
821 hws[IMX7D_I2C4_ROOT_CLK] = imx_clk_hw_gate4("i2c4_root_clk", "i2c4_post_div", base + 0x48b0, 0);
822 hws[IMX7D_UART1_ROOT_CLK] = imx_clk_hw_gate4("uart1_root_clk", "uart1_post_div", base + 0x4940, 0);
823 hws[IMX7D_UART2_ROOT_CLK] = imx_clk_hw_gate4("uart2_root_clk", "uart2_post_div", base + 0x4950, 0);
824 hws[IMX7D_UART3_ROOT_CLK] = imx_clk_hw_gate4("uart3_root_clk", "uart3_post_div", base + 0x4960, 0);
825 hws[IMX7D_UART4_ROOT_CLK] = imx_clk_hw_gate4("uart4_root_clk", "uart4_post_div", base + 0x4970, 0);
826 hws[IMX7D_UART5_ROOT_CLK] = imx_clk_hw_gate4("uart5_root_clk", "uart5_post_div", base + 0x4980, 0);
827 hws[IMX7D_UART6_ROOT_CLK] = imx_clk_hw_gate4("uart6_root_clk", "uart6_post_div", base + 0x4990, 0);
828 hws[IMX7D_UART7_ROOT_CLK] = imx_clk_hw_gate4("uart7_root_clk", "uart7_post_div", base + 0x49a0, 0);
829 hws[IMX7D_ECSPI1_ROOT_CLK] = imx_clk_hw_gate4("ecspi1_root_clk", "ecspi1_post_div", base + 0x4780, 0);
830 hws[IMX7D_ECSPI2_ROOT_CLK] = imx_clk_hw_gate4("ecspi2_root_clk", "ecspi2_post_div", base + 0x4790, 0);
831 hws[IMX7D_ECSPI3_ROOT_CLK] = imx_clk_hw_gate4("ecspi3_root_clk", "ecspi3_post_div", base + 0x47a0, 0);
832 hws[IMX7D_ECSPI4_ROOT_CLK] = imx_clk_hw_gate4("ecspi4_root_clk", "ecspi4_post_div", base + 0x47b0, 0);
833 hws[IMX7D_PWM1_ROOT_CLK] = imx_clk_hw_gate4("pwm1_root_clk", "pwm1_post_div", base + 0x4840, 0);
834 hws[IMX7D_PWM2_ROOT_CLK] = imx_clk_hw_gate4("pwm2_root_clk", "pwm2_post_div", base + 0x4850, 0);
835 hws[IMX7D_PWM3_ROOT_CLK] = imx_clk_hw_gate4("pwm3_root_clk", "pwm3_post_div", base + 0x4860, 0);
836 hws[IMX7D_PWM4_ROOT_CLK] = imx_clk_hw_gate4("pwm4_root_clk", "pwm4_post_div", base + 0x4870, 0);
837 hws[IMX7D_FLEXTIMER1_ROOT_CLK] = imx_clk_hw_gate4("flextimer1_root_clk", "flextimer1_post_div", base + 0x4800, 0);
838 hws[IMX7D_FLEXTIMER2_ROOT_CLK] = imx_clk_hw_gate4("flextimer2_root_clk", "flextimer2_post_div", base + 0x4810, 0);
839 hws[IMX7D_SIM1_ROOT_CLK] = imx_clk_hw_gate4("sim1_root_clk", "sim1_post_div", base + 0x4900, 0);
840 hws[IMX7D_SIM2_ROOT_CLK] = imx_clk_hw_gate4("sim2_root_clk", "sim2_post_div", base + 0x4910, 0);
841 hws[IMX7D_GPT1_ROOT_CLK] = imx_clk_hw_gate4("gpt1_root_clk", "gpt1_post_div", base + 0x47c0, 0);
842 hws[IMX7D_GPT2_ROOT_CLK] = imx_clk_hw_gate4("gpt2_root_clk", "gpt2_post_div", base + 0x47d0, 0);
843 hws[IMX7D_GPT3_ROOT_CLK] = imx_clk_hw_gate4("gpt3_root_clk", "gpt3_post_div", base + 0x47e0, 0);
844 hws[IMX7D_GPT4_ROOT_CLK] = imx_clk_hw_gate4("gpt4_root_clk", "gpt4_post_div", base + 0x47f0, 0);
845 hws[IMX7D_TRACE_ROOT_CLK] = imx_clk_hw_gate4("trace_root_clk", "trace_post_div", base + 0x4300, 0);
846 hws[IMX7D_WDOG1_ROOT_CLK] = imx_clk_hw_gate4("wdog1_root_clk", "wdog_post_div", base + 0x49c0, 0);
847 hws[IMX7D_WDOG2_ROOT_CLK] = imx_clk_hw_gate4("wdog2_root_clk", "wdog_post_div", base + 0x49d0, 0);
848 hws[IMX7D_WDOG3_ROOT_CLK] = imx_clk_hw_gate4("wdog3_root_clk", "wdog_post_div", base + 0x49e0, 0);
849 hws[IMX7D_WDOG4_ROOT_CLK] = imx_clk_hw_gate4("wdog4_root_clk", "wdog_post_div", base + 0x49f0, 0);
850 hws[IMX7D_KPP_ROOT_CLK] = imx_clk_hw_gate4("kpp_root_clk", "ipg_root_clk", base + 0x4aa0, 0);
851 hws[IMX7D_CSI_MCLK_ROOT_CLK] = imx_clk_hw_gate4("csi_mclk_root_clk", "csi_mclk_post_div", base + 0x4490, 0);
852 hws[IMX7D_AUDIO_MCLK_ROOT_CLK] = imx_clk_hw_gate4("audio_mclk_root_clk", "audio_mclk_post_div", base + 0x4790, 0);
853 hws[IMX7D_WRCLK_ROOT_CLK] = imx_clk_hw_gate4("wrclk_root_clk", "wrclk_post_div", base + 0x47a0, 0);
854 hws[IMX7D_USB_CTRL_CLK] = imx_clk_hw_gate4("usb_ctrl_clk", "ahb_root_clk", base + 0x4680, 0);
855 hws[IMX7D_USB_PHY1_CLK] = imx_clk_hw_gate4("usb_phy1_clk", "pll_usb1_main_clk", base + 0x46a0, 0);
856 hws[IMX7D_USB_PHY2_CLK] = imx_clk_hw_gate4("usb_phy2_clk", "pll_usb_main_clk", base + 0x46b0, 0);
857 hws[IMX7D_ADC_ROOT_CLK] = imx_clk_hw_gate4("adc_root_clk", "ipg_root_clk", base + 0x4200, 0);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]858
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]859 hws[IMX7D_GPT_3M_CLK] = imx_clk_hw_fixed_factor("gpt_3m", "osc", 1, 8);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]860
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]861 hws[IMX7D_CLK_ARM] = imx_clk_hw_cpu("arm", "arm_a7_root_clk",
862 hws[IMX7D_ARM_A7_ROOT_CLK]->clk,
863 hws[IMX7D_ARM_A7_ROOT_SRC]->clk,
864 hws[IMX7D_PLL_ARM_MAIN_CLK]->clk,
865 hws[IMX7D_PLL_SYS_MAIN_CLK]->clk);
Bai Pingfdb868c2015-11-24 18:25:14 +0800[diff] [blame]866
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]867 imx_check_clk_hws(hws, IMX7D_CLK_END);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]868
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]869 of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]870
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]871 clk_set_parent(hws[IMX7D_PLL_ARM_MAIN_BYPASS]->clk, hws[IMX7D_PLL_ARM_MAIN]->clk);
872 clk_set_parent(hws[IMX7D_PLL_DRAM_MAIN_BYPASS]->clk, hws[IMX7D_PLL_DRAM_MAIN]->clk);
873 clk_set_parent(hws[IMX7D_PLL_SYS_MAIN_BYPASS]->clk, hws[IMX7D_PLL_SYS_MAIN]->clk);
874 clk_set_parent(hws[IMX7D_PLL_ENET_MAIN_BYPASS]->clk, hws[IMX7D_PLL_ENET_MAIN]->clk);
875 clk_set_parent(hws[IMX7D_PLL_AUDIO_MAIN_BYPASS]->clk, hws[IMX7D_PLL_AUDIO_MAIN]->clk);
876 clk_set_parent(hws[IMX7D_PLL_VIDEO_MAIN_BYPASS]->clk, hws[IMX7D_PLL_VIDEO_MAIN]->clk);
Dong Aisheng8d41e652018-03-28 09:46:39 +0300[diff] [blame]877
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]878 clk_set_parent(hws[IMX7D_MIPI_CSI_ROOT_SRC]->clk, hws[IMX7D_PLL_SYS_PFD3_CLK]->clk);
Rui Miguel Silvab4f5e1f2018-05-22 15:52:37 +0100[diff] [blame]879
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]880 /* use old gpt clk setting, gpt1 root clk must be twice as gpt counter freq */
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]881 clk_set_parent(hws[IMX7D_GPT1_ROOT_SRC]->clk, hws[IMX7D_OSC_24M_CLK]->clk);
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]882
Peter Chen5fcb4c72018-03-28 09:46:35 +0300[diff] [blame]883 /* Set clock rate for USBPHY, the USB_PLL at CCM is from USBOTG2 */
Abel Vesabce5b922019-05-29 12:26:48 +0000[diff] [blame]884 hws[IMX7D_USB1_MAIN_480M_CLK] = imx_clk_hw_fixed_factor("pll_usb1_main_clk", "osc", 20, 1);
885 hws[IMX7D_USB_MAIN_480M_CLK] = imx_clk_hw_fixed_factor("pll_usb_main_clk", "osc", 20, 1);
886
Adam Ford379c9a22021-03-13 06:28:17 -0600[diff] [blame]887 imx_register_uart_clocks(7);
Lucas Stach1b9af682015-09-21 18:54:04 +0200[diff] [blame]888
Frank Li8f6d8092015-05-19 02:45:03 +0800[diff] [blame]889}
890CLK_OF_DECLARE(imx7d, "fsl,imx7d-ccm", imx7d_clocks_init);