Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / kernel / shift / mainline / acddfc2c261b3653ab1c1b567a427299bac20d31 / . / drivers / clk / mediatek / Kconfig
blob: 1cc41429081825aef80bacdaca1aefba805ff4ae [file] [log] [blame]
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]1#
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]2# MediaTek Clock Drivers
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]3#
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]4menu "Clock driver for MediaTek SoC"
5 depends on ARCH_MEDIATEK || COMPILE_TEST
6
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]7config COMMON_CLK_MEDIATEK
8 bool
Sean Wangbc273602018-01-05 16:14:06 +0800[diff] [blame]9 select RESET_CONTROLLER
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]10 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]11 MediaTek SoCs' clock support.
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]12
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]13config COMMON_CLK_MT2701
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]14 bool "Clock driver for MediaTek MT2701"
Jean Delvare6e9c0d52017-01-24 13:07:04 +0100[diff] [blame]15 depends on (ARCH_MEDIATEK && ARM) || COMPILE_TEST
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]16 select COMMON_CLK_MEDIATEK
Jean Delvare6e9c0d52017-01-24 13:07:04 +0100[diff] [blame]17 default ARCH_MEDIATEK && ARM
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]18 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]19 This driver supports MediaTek MT2701 basic clocks.
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]20
21config COMMON_CLK_MT2701_MMSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]22 bool "Clock driver for MediaTek MT2701 mmsys"
Jean Delvare6e9c0d52017-01-24 13:07:04 +0100[diff] [blame]23 depends on COMMON_CLK_MT2701
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]24 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]25 This driver supports MediaTek MT2701 mmsys clocks.
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]26
27config COMMON_CLK_MT2701_IMGSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]28 bool "Clock driver for MediaTek MT2701 imgsys"
Jean Delvare6e9c0d52017-01-24 13:07:04 +0100[diff] [blame]29 depends on COMMON_CLK_MT2701
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]30 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]31 This driver supports MediaTek MT2701 imgsys clocks.
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]32
33config COMMON_CLK_MT2701_VDECSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]34 bool "Clock driver for MediaTek MT2701 vdecsys"
Jean Delvare6e9c0d52017-01-24 13:07:04 +0100[diff] [blame]35 depends on COMMON_CLK_MT2701
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]36 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]37 This driver supports MediaTek MT2701 vdecsys clocks.
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]38
39config COMMON_CLK_MT2701_HIFSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]40 bool "Clock driver for MediaTek MT2701 hifsys"
Jean Delvare6e9c0d52017-01-24 13:07:04 +0100[diff] [blame]41 depends on COMMON_CLK_MT2701
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]42 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]43 This driver supports MediaTek MT2701 hifsys clocks.
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]44
45config COMMON_CLK_MT2701_ETHSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]46 bool "Clock driver for MediaTek MT2701 ethsys"
Jean Delvare6e9c0d52017-01-24 13:07:04 +0100[diff] [blame]47 depends on COMMON_CLK_MT2701
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]48 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]49 This driver supports MediaTek MT2701 ethsys clocks.
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]50
51config COMMON_CLK_MT2701_BDPSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]52 bool "Clock driver for MediaTek MT2701 bdpsys"
Jean Delvare6e9c0d52017-01-24 13:07:04 +0100[diff] [blame]53 depends on COMMON_CLK_MT2701
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]54 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]55 This driver supports MediaTek MT2701 bdpsys clocks.
Shunli Wange9862112016-11-04 15:43:05 +0800[diff] [blame]56
Ryder Leeb572f632018-03-20 11:16:52 +0800[diff] [blame]57config COMMON_CLK_MT2701_AUDSYS
58 bool "Clock driver for Mediatek MT2701 audsys"
59 depends on COMMON_CLK_MT2701
60 ---help---
61 This driver supports Mediatek MT2701 audsys clocks.
62
Sean Wanga11ca682018-04-27 16:14:46 +0800[diff] [blame]63config COMMON_CLK_MT2701_G3DSYS
64 bool "Clock driver for MediaTek MT2701 g3dsys"
65 depends on COMMON_CLK_MT2701
66 ---help---
67 This driver supports MediaTek MT2701 g3dsys clocks.
68
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]69config COMMON_CLK_MT2712
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]70 bool "Clock driver for MediaTek MT2712"
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]71 depends on (ARCH_MEDIATEK && ARM64) || COMPILE_TEST
72 select COMMON_CLK_MEDIATEK
73 default ARCH_MEDIATEK && ARM64
74 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]75 This driver supports MediaTek MT2712 basic clocks.
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]76
77config COMMON_CLK_MT2712_BDPSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]78 bool "Clock driver for MediaTek MT2712 bdpsys"
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]79 depends on COMMON_CLK_MT2712
80 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]81 This driver supports MediaTek MT2712 bdpsys clocks.
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]82
83config COMMON_CLK_MT2712_IMGSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]84 bool "Clock driver for MediaTek MT2712 imgsys"
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]85 depends on COMMON_CLK_MT2712
86 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]87 This driver supports MediaTek MT2712 imgsys clocks.
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]88
89config COMMON_CLK_MT2712_JPGDECSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]90 bool "Clock driver for MediaTek MT2712 jpgdecsys"
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]91 depends on COMMON_CLK_MT2712
92 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]93 This driver supports MediaTek MT2712 jpgdecsys clocks.
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]94
95config COMMON_CLK_MT2712_MFGCFG
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]96 bool "Clock driver for MediaTek MT2712 mfgcfg"
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]97 depends on COMMON_CLK_MT2712
98 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]99 This driver supports MediaTek MT2712 mfgcfg clocks.
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]100
101config COMMON_CLK_MT2712_MMSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]102 bool "Clock driver for MediaTek MT2712 mmsys"
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]103 depends on COMMON_CLK_MT2712
104 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]105 This driver supports MediaTek MT2712 mmsys clocks.
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]106
107config COMMON_CLK_MT2712_VDECSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]108 bool "Clock driver for MediaTek MT2712 vdecsys"
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]109 depends on COMMON_CLK_MT2712
110 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]111 This driver supports MediaTek MT2712 vdecsys clocks.
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]112
113config COMMON_CLK_MT2712_VENCSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]114 bool "Clock driver for MediaTek MT2712 vencsys"
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]115 depends on COMMON_CLK_MT2712
116 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]117 This driver supports MediaTek MT2712 vencsys clocks.
weiyi.lu@mediatek.come2f744a2017-10-23 12:10:34 +0800[diff] [blame]118
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]119config COMMON_CLK_MT6797
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]120 bool "Clock driver for MediaTek MT6797"
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]121 depends on (ARCH_MEDIATEK && ARM64) || COMPILE_TEST
122 select COMMON_CLK_MEDIATEK
123 default ARCH_MEDIATEK && ARM64
124 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]125 This driver supports MediaTek MT6797 basic clocks.
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]126
127config COMMON_CLK_MT6797_MMSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]128 bool "Clock driver for MediaTek MT6797 mmsys"
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]129 depends on COMMON_CLK_MT6797
130 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]131 This driver supports MediaTek MT6797 mmsys clocks.
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]132
133config COMMON_CLK_MT6797_IMGSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]134 bool "Clock driver for MediaTek MT6797 imgsys"
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]135 depends on COMMON_CLK_MT6797
136 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]137 This driver supports MediaTek MT6797 imgsys clocks.
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]138
139config COMMON_CLK_MT6797_VDECSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]140 bool "Clock driver for MediaTek MT6797 vdecsys"
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]141 depends on COMMON_CLK_MT6797
142 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]143 This driver supports MediaTek MT6797 vdecsys clocks.
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]144
145config COMMON_CLK_MT6797_VENCSYS
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]146 bool "Clock driver for MediaTek MT6797 vencsys"
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]147 depends on COMMON_CLK_MT6797
148 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]149 This driver supports MediaTek MT6797 vencsys clocks.
Kevin-CW Chen96596aa2017-04-08 09:20:30 +0800[diff] [blame]150
Sean Wang2fc0a502017-10-05 11:50:24 +0800[diff] [blame]151config COMMON_CLK_MT7622
152 bool "Clock driver for MediaTek MT7622"
153 depends on ARCH_MEDIATEK || COMPILE_TEST
154 select COMMON_CLK_MEDIATEK
155 default ARCH_MEDIATEK
156 ---help---
157 This driver supports MediaTek MT7622 basic clocks and clocks
158 required for various periperals found on MediaTek.
159
160config COMMON_CLK_MT7622_ETHSYS
161 bool "Clock driver for MediaTek MT7622 ETHSYS"
162 depends on COMMON_CLK_MT7622
163 ---help---
164 This driver add support for clocks for Ethernet and SGMII
165 required on MediaTek MT7622 SoC.
166
167config COMMON_CLK_MT7622_HIFSYS
168 bool "Clock driver for MediaTek MT7622 HIFSYS"
169 depends on COMMON_CLK_MT7622
170 ---help---
171 This driver supports MediaTek MT7622 HIFSYS clocks providing
172 to PCI-E and USB.
173
174config COMMON_CLK_MT7622_AUDSYS
175 bool "Clock driver for MediaTek MT7622 AUDSYS"
176 depends on COMMON_CLK_MT7622
177 ---help---
178 This driver supports MediaTek MT7622 AUDSYS clocks providing
179 to audio consumers such as I2S and TDM.
180
Ryder Lee3b5e7482018-11-05 16:43:55 +0800[diff] [blame]181config COMMON_CLK_MT7629
182 bool "Clock driver for MediaTek MT7629"
183 depends on (ARCH_MEDIATEK && ARM) || COMPILE_TEST
184 select COMMON_CLK_MEDIATEK
185 default ARCH_MEDIATEK && ARM
186 ---help---
187 This driver supports MediaTek MT7629 basic clocks and clocks
188 required for various periperals found on MediaTek.
189
190config COMMON_CLK_MT7629_ETHSYS
191 bool "Clock driver for MediaTek MT7629 ETHSYS"
192 depends on COMMON_CLK_MT7629
193 ---help---
194 This driver add support for clocks for Ethernet and SGMII
195 required on MediaTek MT7629 SoC.
196
197config COMMON_CLK_MT7629_HIFSYS
198 bool "Clock driver for MediaTek MT7629 HIFSYS"
199 depends on COMMON_CLK_MT7629
200 ---help---
201 This driver supports MediaTek MT7629 HIFSYS clocks providing
202 to PCI-E and USB.
203
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]204config COMMON_CLK_MT8135
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]205 bool "Clock driver for MediaTek MT8135"
Jean Delvare3d21a4b2017-01-24 13:09:12 +0100[diff] [blame]206 depends on (ARCH_MEDIATEK && ARM) || COMPILE_TEST
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]207 select COMMON_CLK_MEDIATEK
Jean Delvare3d21a4b2017-01-24 13:09:12 +0100[diff] [blame]208 default ARCH_MEDIATEK && ARM
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]209 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]210 This driver supports MediaTek MT8135 clocks.
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]211
212config COMMON_CLK_MT8173
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]213 bool "Clock driver for MediaTek MT8173"
Jean Delvare234d5112016-10-14 14:44:13 +0200[diff] [blame]214 depends on ARCH_MEDIATEK || COMPILE_TEST
James Liao2886c842016-08-19 13:34:49 +0800[diff] [blame]215 select COMMON_CLK_MEDIATEK
216 default ARCH_MEDIATEK
217 ---help---
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]218 This driver supports MediaTek MT8173 clocks.
Weiyi Luacddfc22019-03-05 13:05:45 +0800[diff] [blame^]219
220config COMMON_CLK_MT8183
221 bool "Clock driver for MediaTek MT8183"
222 depends on (ARCH_MEDIATEK && ARM64) || COMPILE_TEST
223 select COMMON_CLK_MEDIATEK
224 default ARCH_MEDIATEK && ARM64
225 help
226 This driver supports MediaTek MT8183 basic clocks.
227
228config COMMON_CLK_MT8183_AUDIOSYS
229 bool "Clock driver for MediaTek MT8183 audiosys"
230 depends on COMMON_CLK_MT8183
231 help
232 This driver supports MediaTek MT8183 audiosys clocks.
233
234config COMMON_CLK_MT8183_CAMSYS
235 bool "Clock driver for MediaTek MT8183 camsys"
236 depends on COMMON_CLK_MT8183
237 help
238 This driver supports MediaTek MT8183 camsys clocks.
239
240config COMMON_CLK_MT8183_IMGSYS
241 bool "Clock driver for MediaTek MT8183 imgsys"
242 depends on COMMON_CLK_MT8183
243 help
244 This driver supports MediaTek MT8183 imgsys clocks.
245
246config COMMON_CLK_MT8183_IPU_CORE0
247 bool "Clock driver for MediaTek MT8183 ipu_core0"
248 depends on COMMON_CLK_MT8183
249 help
250 This driver supports MediaTek MT8183 ipu_core0 clocks.
251
252config COMMON_CLK_MT8183_IPU_CORE1
253 bool "Clock driver for MediaTek MT8183 ipu_core1"
254 depends on COMMON_CLK_MT8183
255 help
256 This driver supports MediaTek MT8183 ipu_core1 clocks.
257
258config COMMON_CLK_MT8183_IPU_ADL
259 bool "Clock driver for MediaTek MT8183 ipu_adl"
260 depends on COMMON_CLK_MT8183
261 help
262 This driver supports MediaTek MT8183 ipu_adl clocks.
263
264config COMMON_CLK_MT8183_IPU_CONN
265 bool "Clock driver for MediaTek MT8183 ipu_conn"
266 depends on COMMON_CLK_MT8183
267 help
268 This driver supports MediaTek MT8183 ipu_conn clocks.
269
270config COMMON_CLK_MT8183_MFGCFG
271 bool "Clock driver for MediaTek MT8183 mfgcfg"
272 depends on COMMON_CLK_MT8183
273 help
274 This driver supports MediaTek MT8183 mfgcfg clocks.
275
276config COMMON_CLK_MT8183_MMSYS
277 bool "Clock driver for MediaTek MT8183 mmsys"
278 depends on COMMON_CLK_MT8183
279 help
280 This driver supports MediaTek MT8183 mmsys clocks.
281
282config COMMON_CLK_MT8183_VDECSYS
283 bool "Clock driver for MediaTek MT8183 vdecsys"
284 depends on COMMON_CLK_MT8183
285 help
286 This driver supports MediaTek MT8183 vdecsys clocks.
287
288config COMMON_CLK_MT8183_VENCSYS
289 bool "Clock driver for MediaTek MT8183 vencsys"
290 depends on COMMON_CLK_MT8183
291 help
292 This driver supports MediaTek MT8183 vencsys clocks.
293
Sean Wang16a1ac12017-12-20 14:42:58 +0800[diff] [blame]294endmenu