blob: 7e65e776e7a8f3b3e795170bcb6e74a73cb2259a [file] [log] [blame]
Maxime Ripard1d80c142016-06-29 21:05:23 +02001config SUNXI_CCU
2 bool "Clock support for Allwinner SoCs"
3 default ARCH_SUNXI
Maxime Ripard89a3dfb2016-06-29 21:05:24 +02004
5if SUNXI_CCU
6
7# Base clock types
8
Maxime Riparde9b93212016-06-29 21:05:28 +02009config SUNXI_CCU_DIV
10 bool
11 select SUNXI_CCU_MUX
12
Maxime Ripard89a3dfb2016-06-29 21:05:24 +020013config SUNXI_CCU_FRAC
14 bool
15
Maxime Ripard1a7e7c32016-06-29 21:05:25 +020016config SUNXI_CCU_GATE
17 bool
18
Maxime Ripard2a65ed42016-06-29 21:05:26 +020019config SUNXI_CCU_MUX
20 bool
21
Maxime Ripard6f9f7f82016-06-29 21:05:27 +020022config SUNXI_CCU_PHASE
23 bool
24
Maxime Ripard89a3dfb2016-06-29 21:05:24 +020025endif