blob: 3a3bc4368a2a1e5e5374aebf229c1e86f72b576f [file] [log] [blame]
Maxime Ripard1d80c142016-06-29 21:05:23 +02001config SUNXI_CCU
2 bool "Clock support for Allwinner SoCs"
3 default ARCH_SUNXI
Maxime Ripard89a3dfb2016-06-29 21:05:24 +02004
5if SUNXI_CCU
6
7# Base clock types
8
9config SUNXI_CCU_FRAC
10 bool
11
Maxime Ripard1a7e7c32016-06-29 21:05:25 +020012config SUNXI_CCU_GATE
13 bool
14
Maxime Ripard2a65ed42016-06-29 21:05:26 +020015config SUNXI_CCU_MUX
16 bool
17
Maxime Ripard6f9f7f82016-06-29 21:05:27 +020018config SUNXI_CCU_PHASE
19 bool
20
Maxime Ripard89a3dfb2016-06-29 21:05:24 +020021endif