blob: 24fc9e4cc54641414d3ab83315e4e208e7d31866 [file] [log] [blame]
Maxime Ripard1d80c142016-06-29 21:05:23 +02001config SUNXI_CCU
2 bool "Clock support for Allwinner SoCs"
3 default ARCH_SUNXI
Maxime Ripard89a3dfb2016-06-29 21:05:24 +02004
5if SUNXI_CCU
6
7# Base clock types
8
Maxime Riparde9b93212016-06-29 21:05:28 +02009config SUNXI_CCU_DIV
10 bool
11 select SUNXI_CCU_MUX
12
Maxime Ripard89a3dfb2016-06-29 21:05:24 +020013config SUNXI_CCU_FRAC
14 bool
15
Maxime Ripard1a7e7c32016-06-29 21:05:25 +020016config SUNXI_CCU_GATE
17 bool
18
Maxime Ripard2a65ed42016-06-29 21:05:26 +020019config SUNXI_CCU_MUX
20 bool
21
Maxime Ripard6f9f7f82016-06-29 21:05:27 +020022config SUNXI_CCU_PHASE
23 bool
24
Maxime Ripard2ab836d2016-06-29 21:05:29 +020025# Multi-factor clocks
26
Maxime Ripardadbfb002016-06-29 21:05:30 +020027config SUNXI_CCU_NK
28 bool
29 select SUNXI_CCU_GATE
30
Maxime Riparddf6561e2016-06-29 21:05:32 +020031config SUNXI_CCU_NKM
32 bool
33 select RATIONAL
34 select SUNXI_CCU_GATE
35
Maxime Ripard4f728b52016-06-29 21:05:33 +020036config SUNXI_CCU_NKMP
37 bool
38 select RATIONAL
39 select SUNXI_CCU_GATE
40
Maxime Ripard6174a1e2016-06-29 21:05:31 +020041config SUNXI_CCU_NM
42 bool
43 select RATIONAL
44 select SUNXI_CCU_FRAC
45 select SUNXI_CCU_GATE
46
Maxime Ripard2ab836d2016-06-29 21:05:29 +020047config SUNXI_CCU_MP
48 bool
49 select SUNXI_CCU_GATE
50 select SUNXI_CCU_MUX
51
Maxime Ripard89a3dfb2016-06-29 21:05:24 +020052endif