blob: 3eb987fe2cf526d54e7f7427d5fe4f64814662fc [file] [log] [blame]
Patil, Rachna01636eb2012-10-16 12:55:43 +05301/*
2 * TI Touch Screen / ADC MFD driver
3 *
4 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation version 2.
9 *
10 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
11 * kind, whether express or implied; without even the implied warranty
12 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 */
15
16#include <linux/module.h>
Patil, Rachna01636eb2012-10-16 12:55:43 +053017#include <linux/slab.h>
18#include <linux/err.h>
19#include <linux/io.h>
20#include <linux/clk.h>
21#include <linux/regmap.h>
22#include <linux/mfd/core.h>
23#include <linux/pm_runtime.h>
Patil, Rachnaa6543a12013-01-24 03:45:09 +000024#include <linux/of.h>
25#include <linux/of_device.h>
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +010026#include <linux/sched.h>
Patil, Rachna01636eb2012-10-16 12:55:43 +053027
28#include <linux/mfd/ti_am335x_tscadc.h>
29
30static unsigned int tscadc_readl(struct ti_tscadc_dev *tsadc, unsigned int reg)
31{
32 unsigned int val;
33
34 regmap_read(tsadc->regmap_tscadc, reg, &val);
35 return val;
36}
37
38static void tscadc_writel(struct ti_tscadc_dev *tsadc, unsigned int reg,
39 unsigned int val)
40{
41 regmap_write(tsadc->regmap_tscadc, reg, val);
42}
43
44static const struct regmap_config tscadc_regmap_config = {
45 .name = "ti_tscadc",
46 .reg_bits = 32,
47 .reg_stride = 4,
48 .val_bits = 32,
49};
50
Sebastian Andrzej Siewior7e170c62013-12-19 16:28:29 +010051void am335x_tsc_se_set_cache(struct ti_tscadc_dev *tsadc, u32 val)
Patil, Rachnaabeccee2013-01-24 03:45:05 +000052{
Sebastian Andrzej Siewior317b2092013-10-22 16:12:39 +020053 unsigned long flags;
54
55 spin_lock_irqsave(&tsadc->reg_lock, flags);
Vignesh R6ac734d2014-09-01 12:01:06 +053056 tsadc->reg_se_cache |= val;
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +010057 if (tsadc->adc_waiting)
58 wake_up(&tsadc->reg_se_wait);
59 else if (!tsadc->adc_in_use)
Sebastian Andrzej Siewior6a71f382014-09-08 15:28:42 +020060 tscadc_writel(tsadc, REG_SE, tsadc->reg_se_cache);
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +010061
Sebastian Andrzej Siewior317b2092013-10-22 16:12:39 +020062 spin_unlock_irqrestore(&tsadc->reg_lock, flags);
Patil, Rachnaabeccee2013-01-24 03:45:05 +000063}
Sebastian Andrzej Siewior7e170c62013-12-19 16:28:29 +010064EXPORT_SYMBOL_GPL(am335x_tsc_se_set_cache);
65
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +010066static void am335x_tscadc_need_adc(struct ti_tscadc_dev *tsadc)
67{
68 DEFINE_WAIT(wait);
69 u32 reg;
70
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +010071 reg = tscadc_readl(tsadc, REG_ADCFSM);
72 if (reg & SEQ_STATUS) {
73 tsadc->adc_waiting = true;
74 prepare_to_wait(&tsadc->reg_se_wait, &wait,
75 TASK_UNINTERRUPTIBLE);
76 spin_unlock_irq(&tsadc->reg_lock);
77
78 schedule();
79
80 spin_lock_irq(&tsadc->reg_lock);
81 finish_wait(&tsadc->reg_se_wait, &wait);
82
Vignesh Rb10848e2015-01-07 11:19:36 +053083 /*
84 * Sequencer should either be idle or
85 * busy applying the charge step.
86 */
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +010087 reg = tscadc_readl(tsadc, REG_ADCFSM);
Vignesh Rb10848e2015-01-07 11:19:36 +053088 WARN_ON((reg & SEQ_STATUS) && !(reg & CHARGE_STEP));
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +010089 tsadc->adc_waiting = false;
90 }
91 tsadc->adc_in_use = true;
92}
93
Sebastian Andrzej Siewior7e170c62013-12-19 16:28:29 +010094void am335x_tsc_se_set_once(struct ti_tscadc_dev *tsadc, u32 val)
95{
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +010096 spin_lock_irq(&tsadc->reg_lock);
97 am335x_tscadc_need_adc(tsadc);
98
99 tscadc_writel(tsadc, REG_SE, val);
100 spin_unlock_irq(&tsadc->reg_lock);
101}
102EXPORT_SYMBOL_GPL(am335x_tsc_se_set_once);
103
104void am335x_tsc_se_adc_done(struct ti_tscadc_dev *tsadc)
105{
Sebastian Andrzej Siewior7e170c62013-12-19 16:28:29 +0100106 unsigned long flags;
107
108 spin_lock_irqsave(&tsadc->reg_lock, flags);
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +0100109 tsadc->adc_in_use = false;
110 tscadc_writel(tsadc, REG_SE, tsadc->reg_se_cache);
Sebastian Andrzej Siewior7e170c62013-12-19 16:28:29 +0100111 spin_unlock_irqrestore(&tsadc->reg_lock, flags);
112}
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +0100113EXPORT_SYMBOL_GPL(am335x_tsc_se_adc_done);
Patil, Rachnaabeccee2013-01-24 03:45:05 +0000114
115void am335x_tsc_se_clr(struct ti_tscadc_dev *tsadc, u32 val)
116{
Sebastian Andrzej Siewior317b2092013-10-22 16:12:39 +0200117 unsigned long flags;
118
119 spin_lock_irqsave(&tsadc->reg_lock, flags);
Patil, Rachnaabeccee2013-01-24 03:45:05 +0000120 tsadc->reg_se_cache &= ~val;
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +0100121 tscadc_writel(tsadc, REG_SE, tsadc->reg_se_cache);
Sebastian Andrzej Siewior317b2092013-10-22 16:12:39 +0200122 spin_unlock_irqrestore(&tsadc->reg_lock, flags);
Patil, Rachnaabeccee2013-01-24 03:45:05 +0000123}
124EXPORT_SYMBOL_GPL(am335x_tsc_se_clr);
125
Patil, Rachna01636eb2012-10-16 12:55:43 +0530126static void tscadc_idle_config(struct ti_tscadc_dev *config)
127{
128 unsigned int idleconfig;
129
130 idleconfig = STEPCONFIG_YNN | STEPCONFIG_INM_ADCREFM |
131 STEPCONFIG_INP_ADCREFM | STEPCONFIG_YPN;
132
133 tscadc_writel(config, REG_IDLECONFIG, idleconfig);
134}
135
Greg Kroah-Hartman612b95c2012-12-21 15:03:15 -0800136static int ti_tscadc_probe(struct platform_device *pdev)
Patil, Rachna01636eb2012-10-16 12:55:43 +0530137{
138 struct ti_tscadc_dev *tscadc;
139 struct resource *res;
140 struct clk *clk;
Patil, Rachnaa6543a12013-01-24 03:45:09 +0000141 struct device_node *node = pdev->dev.of_node;
Patil, Rachna2b99baf2012-10-16 12:55:44 +0530142 struct mfd_cell *cell;
Sebastian Andrzej Siewior18926ed2013-05-29 17:39:02 +0200143 struct property *prop;
144 const __be32 *cur;
145 u32 val;
Patil, Rachna01636eb2012-10-16 12:55:43 +0530146 int err, ctrl;
Matthias Kaehlckee90f8752013-09-23 22:43:29 +0200147 int clock_rate;
Patil, Rachnaa6543a12013-01-24 03:45:09 +0000148 int tsc_wires = 0, adc_channels = 0, total_channels;
Sebastian Andrzej Siewior18926ed2013-05-29 17:39:02 +0200149 int readouts = 0;
Patil, Rachna01636eb2012-10-16 12:55:43 +0530150
Sebastian Andrzej Siewior9e5775f2013-05-21 17:56:49 +0200151 if (!pdev->dev.of_node) {
152 dev_err(&pdev->dev, "Could not find valid DT data.\n");
Patil, Rachna01636eb2012-10-16 12:55:43 +0530153 return -EINVAL;
154 }
155
Sebastian Andrzej Siewior9e5775f2013-05-21 17:56:49 +0200156 node = of_get_child_by_name(pdev->dev.of_node, "tsc");
157 of_property_read_u32(node, "ti,wires", &tsc_wires);
Sebastian Andrzej Siewior18926ed2013-05-29 17:39:02 +0200158 of_property_read_u32(node, "ti,coordiante-readouts", &readouts);
Patil, Rachna5e53a692012-10-16 12:55:45 +0530159
Sebastian Andrzej Siewior9e5775f2013-05-21 17:56:49 +0200160 node = of_get_child_by_name(pdev->dev.of_node, "adc");
Sebastian Andrzej Siewior18926ed2013-05-29 17:39:02 +0200161 of_property_for_each_u32(node, "ti,adc-channels", prop, cur, val) {
162 adc_channels++;
163 if (val > 7) {
164 dev_err(&pdev->dev, " PIN numbers are 0..7 (not %d)\n",
165 val);
166 return -EINVAL;
167 }
168 }
Patil, Rachna5e53a692012-10-16 12:55:45 +0530169 total_channels = tsc_wires + adc_channels;
Patil, Rachna5e53a692012-10-16 12:55:45 +0530170 if (total_channels > 8) {
171 dev_err(&pdev->dev, "Number of i/p channels more than 8\n");
172 return -EINVAL;
173 }
Pantelis Antoniou24d5c822012-10-13 16:37:24 +0300174 if (total_channels == 0) {
175 dev_err(&pdev->dev, "Need atleast one channel.\n");
176 return -EINVAL;
177 }
Patil, Rachna2b99baf2012-10-16 12:55:44 +0530178
Sebastian Andrzej Siewior18926ed2013-05-29 17:39:02 +0200179 if (readouts * 2 + 2 + adc_channels > 16) {
180 dev_err(&pdev->dev, "Too many step configurations requested\n");
181 return -EINVAL;
182 }
183
Patil, Rachna01636eb2012-10-16 12:55:43 +0530184 /* Allocate memory for device */
Andrew F. Davisdea1c702016-06-08 10:54:36 -0500185 tscadc = devm_kzalloc(&pdev->dev, sizeof(*tscadc), GFP_KERNEL);
Patil, Rachna01636eb2012-10-16 12:55:43 +0530186 if (!tscadc) {
187 dev_err(&pdev->dev, "failed to allocate memory.\n");
188 return -ENOMEM;
189 }
190 tscadc->dev = &pdev->dev;
Patil, Rachna3c39c9c2012-11-06 13:39:03 +0530191
192 err = platform_get_irq(pdev, 0);
193 if (err < 0) {
194 dev_err(&pdev->dev, "no irq ID is specified.\n");
195 goto ret;
196 } else
197 tscadc->irq = err;
Patil, Rachna01636eb2012-10-16 12:55:43 +0530198
Jingoo Han924ff912014-02-12 14:31:49 +0900199 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
200 tscadc->tscadc_base = devm_ioremap_resource(&pdev->dev, res);
201 if (IS_ERR(tscadc->tscadc_base))
202 return PTR_ERR(tscadc->tscadc_base);
Patil, Rachna01636eb2012-10-16 12:55:43 +0530203
204 tscadc->regmap_tscadc = devm_regmap_init_mmio(&pdev->dev,
205 tscadc->tscadc_base, &tscadc_regmap_config);
206 if (IS_ERR(tscadc->regmap_tscadc)) {
207 dev_err(&pdev->dev, "regmap init failed\n");
208 err = PTR_ERR(tscadc->regmap_tscadc);
Patil, Rachna3c39c9c2012-11-06 13:39:03 +0530209 goto ret;
Patil, Rachna01636eb2012-10-16 12:55:43 +0530210 }
211
Patil, Rachnaabeccee2013-01-24 03:45:05 +0000212 spin_lock_init(&tscadc->reg_lock);
Sebastian Andrzej Siewior7ca67402013-12-19 16:28:31 +0100213 init_waitqueue_head(&tscadc->reg_se_wait);
214
Patil, Rachna01636eb2012-10-16 12:55:43 +0530215 pm_runtime_enable(&pdev->dev);
216 pm_runtime_get_sync(&pdev->dev);
217
218 /*
219 * The TSC_ADC_Subsystem has 2 clock domains
220 * OCP_CLK and ADC_CLK.
221 * The ADC clock is expected to run at target of 3MHz,
222 * and expected to capture 12-bit data at a rate of 200 KSPS.
223 * The TSC_ADC_SS controller design assumes the OCP clock is
224 * at least 6x faster than the ADC clock.
225 */
226 clk = clk_get(&pdev->dev, "adc_tsc_fck");
227 if (IS_ERR(clk)) {
228 dev_err(&pdev->dev, "failed to get TSC fck\n");
229 err = PTR_ERR(clk);
230 goto err_disable_clk;
231 }
232 clock_rate = clk_get_rate(clk);
233 clk_put(clk);
Matthias Kaehlckee90f8752013-09-23 22:43:29 +0200234 tscadc->clk_div = clock_rate / ADC_CLK;
Patil, Rachnaefe31262013-07-20 17:27:35 +0100235
Patil, Rachna01636eb2012-10-16 12:55:43 +0530236 /* TSCADC_CLKDIV needs to be configured to the value minus 1 */
Matthias Kaehlckee90f8752013-09-23 22:43:29 +0200237 tscadc->clk_div--;
238 tscadc_writel(tscadc, REG_CLKDIV, tscadc->clk_div);
Patil, Rachna01636eb2012-10-16 12:55:43 +0530239
240 /* Set the control register bits */
Jeff Lancef0933a62014-09-04 19:01:57 +0200241 ctrl = CNTRLREG_STEPCONFIGWRT | CNTRLREG_STEPID;
Patil, Rachna01636eb2012-10-16 12:55:43 +0530242 tscadc_writel(tscadc, REG_CTRL, ctrl);
243
244 /* Set register bits for Idle Config Mode */
Jeff Lancef0933a62014-09-04 19:01:57 +0200245 if (tsc_wires > 0) {
246 tscadc->tsc_wires = tsc_wires;
247 if (tsc_wires == 5)
248 ctrl |= CNTRLREG_5WIRE | CNTRLREG_TSCENB;
249 else
250 ctrl |= CNTRLREG_4WIRE | CNTRLREG_TSCENB;
Patil, Rachnab5f8b762013-07-20 17:27:34 +0100251 tscadc_idle_config(tscadc);
Jeff Lancef0933a62014-09-04 19:01:57 +0200252 }
Patil, Rachna01636eb2012-10-16 12:55:43 +0530253
254 /* Enable the TSC module enable bit */
Patil, Rachna01636eb2012-10-16 12:55:43 +0530255 ctrl |= CNTRLREG_TSCSSENB;
256 tscadc_writel(tscadc, REG_CTRL, ctrl);
257
Pantelis Antoniou24d5c822012-10-13 16:37:24 +0300258 tscadc->used_cells = 0;
259 tscadc->tsc_cell = -1;
260 tscadc->adc_cell = -1;
261
Patil, Rachna2b99baf2012-10-16 12:55:44 +0530262 /* TSC Cell */
Pantelis Antoniou24d5c822012-10-13 16:37:24 +0300263 if (tsc_wires > 0) {
264 tscadc->tsc_cell = tscadc->used_cells;
265 cell = &tscadc->cells[tscadc->used_cells++];
Sebastian Andrzej Siewior5f184e62013-05-27 17:08:28 +0200266 cell->name = "TI-am335x-tsc";
Pantelis Antoniou24d5c822012-10-13 16:37:24 +0300267 cell->of_compatible = "ti,am3359-tsc";
268 cell->platform_data = &tscadc;
269 cell->pdata_size = sizeof(tscadc);
270 }
Patil, Rachna2b99baf2012-10-16 12:55:44 +0530271
Patil, Rachna5e53a692012-10-16 12:55:45 +0530272 /* ADC Cell */
Pantelis Antoniou24d5c822012-10-13 16:37:24 +0300273 if (adc_channels > 0) {
274 tscadc->adc_cell = tscadc->used_cells;
275 cell = &tscadc->cells[tscadc->used_cells++];
Sebastian Andrzej Siewior9f999282013-05-27 17:12:52 +0200276 cell->name = "TI-am335x-adc";
Pantelis Antoniou24d5c822012-10-13 16:37:24 +0300277 cell->of_compatible = "ti,am3359-adc";
278 cell->platform_data = &tscadc;
279 cell->pdata_size = sizeof(tscadc);
280 }
Patil, Rachna5e53a692012-10-16 12:55:45 +0530281
Patil, Rachna01636eb2012-10-16 12:55:43 +0530282 err = mfd_add_devices(&pdev->dev, pdev->id, tscadc->cells,
Pantelis Antoniou24d5c822012-10-13 16:37:24 +0300283 tscadc->used_cells, NULL, 0, NULL);
Patil, Rachna01636eb2012-10-16 12:55:43 +0530284 if (err < 0)
285 goto err_disable_clk;
286
287 device_init_wakeup(&pdev->dev, true);
288 platform_set_drvdata(pdev, tscadc);
Patil, Rachna01636eb2012-10-16 12:55:43 +0530289 return 0;
290
291err_disable_clk:
292 pm_runtime_put_sync(&pdev->dev);
293 pm_runtime_disable(&pdev->dev);
Patil, Rachna3c39c9c2012-11-06 13:39:03 +0530294ret:
Patil, Rachna01636eb2012-10-16 12:55:43 +0530295 return err;
296}
297
Greg Kroah-Hartman612b95c2012-12-21 15:03:15 -0800298static int ti_tscadc_remove(struct platform_device *pdev)
Patil, Rachna01636eb2012-10-16 12:55:43 +0530299{
300 struct ti_tscadc_dev *tscadc = platform_get_drvdata(pdev);
301
302 tscadc_writel(tscadc, REG_SE, 0x00);
303
304 pm_runtime_put_sync(&pdev->dev);
305 pm_runtime_disable(&pdev->dev);
306
307 mfd_remove_devices(tscadc->dev);
308
309 return 0;
310}
311
312#ifdef CONFIG_PM
313static int tscadc_suspend(struct device *dev)
314{
315 struct ti_tscadc_dev *tscadc_dev = dev_get_drvdata(dev);
316
317 tscadc_writel(tscadc_dev, REG_SE, 0x00);
318 pm_runtime_put_sync(dev);
319
320 return 0;
321}
322
323static int tscadc_resume(struct device *dev)
324{
325 struct ti_tscadc_dev *tscadc_dev = dev_get_drvdata(dev);
Jeff Lancef0933a62014-09-04 19:01:57 +0200326 u32 ctrl;
Patil, Rachna01636eb2012-10-16 12:55:43 +0530327
328 pm_runtime_get_sync(dev);
329
330 /* context restore */
Patil, Rachnab5f8b762013-07-20 17:27:34 +0100331 ctrl = CNTRLREG_STEPCONFIGWRT | CNTRLREG_STEPID;
Patil, Rachna01636eb2012-10-16 12:55:43 +0530332 tscadc_writel(tscadc_dev, REG_CTRL, ctrl);
Patil, Rachnab5f8b762013-07-20 17:27:34 +0100333
Jeff Lancef0933a62014-09-04 19:01:57 +0200334 if (tscadc_dev->tsc_cell != -1) {
335 if (tscadc_dev->tsc_wires == 5)
336 ctrl |= CNTRLREG_5WIRE | CNTRLREG_TSCENB;
337 else
338 ctrl |= CNTRLREG_4WIRE | CNTRLREG_TSCENB;
Patil, Rachnab5f8b762013-07-20 17:27:34 +0100339 tscadc_idle_config(tscadc_dev);
Jeff Lancef0933a62014-09-04 19:01:57 +0200340 }
341 ctrl |= CNTRLREG_TSCSSENB;
342 tscadc_writel(tscadc_dev, REG_CTRL, ctrl);
Patil, Rachna01636eb2012-10-16 12:55:43 +0530343
Matthias Kaehlckee90f8752013-09-23 22:43:29 +0200344 tscadc_writel(tscadc_dev, REG_CLKDIV, tscadc_dev->clk_div);
345
Patil, Rachna01636eb2012-10-16 12:55:43 +0530346 return 0;
347}
348
349static const struct dev_pm_ops tscadc_pm_ops = {
350 .suspend = tscadc_suspend,
351 .resume = tscadc_resume,
352};
353#define TSCADC_PM_OPS (&tscadc_pm_ops)
354#else
355#define TSCADC_PM_OPS NULL
356#endif
357
Patil, Rachnaa6543a12013-01-24 03:45:09 +0000358static const struct of_device_id ti_tscadc_dt_ids[] = {
359 { .compatible = "ti,am3359-tscadc", },
360 { }
361};
362MODULE_DEVICE_TABLE(of, ti_tscadc_dt_ids);
363
Patil, Rachna01636eb2012-10-16 12:55:43 +0530364static struct platform_driver ti_tscadc_driver = {
365 .driver = {
Patil, Rachnaa6543a12013-01-24 03:45:09 +0000366 .name = "ti_am3359-tscadc",
Patil, Rachna01636eb2012-10-16 12:55:43 +0530367 .pm = TSCADC_PM_OPS,
Sachin Kamat131221b2013-10-15 09:18:49 +0530368 .of_match_table = ti_tscadc_dt_ids,
Patil, Rachna01636eb2012-10-16 12:55:43 +0530369 },
370 .probe = ti_tscadc_probe,
Greg Kroah-Hartman612b95c2012-12-21 15:03:15 -0800371 .remove = ti_tscadc_remove,
Patil, Rachna01636eb2012-10-16 12:55:43 +0530372
373};
374
375module_platform_driver(ti_tscadc_driver);
376
377MODULE_DESCRIPTION("TI touchscreen / ADC MFD controller driver");
378MODULE_AUTHOR("Rachna Patil <rachna@ti.com>");
379MODULE_LICENSE("GPL");