blob: f93807b3631a82c49d6b9a68726a8c756b34658f [file] [log] [blame]
Paul Zimmerman535f60a2013-03-11 17:48:02 -07001config USB_DWC2
Dinh Nguyen47a16852014-04-14 14:13:34 -07002 bool "DesignWare USB2 DRD Core Support"
Paul Zimmerman535f60a2013-03-11 17:48:02 -07003 depends on USB
Paul Zimmerman535f60a2013-03-11 17:48:02 -07004 help
Dinh Nguyen47a16852014-04-14 14:13:34 -07005 Say Y here if your system has a Dual Role Hi-Speed USB
6 controller based on the DesignWare HSOTG IP Core.
Paul Zimmerman535f60a2013-03-11 17:48:02 -07007
Dinh Nguyen47a16852014-04-14 14:13:34 -07008 For host mode, if you choose to build the driver as dynamically
9 linked modules, the core module will be called dwc2.ko, the PCI
10 bus interface module (if you have a PCI bus system) will be
11 called dwc2_pci.ko, and the platform interface module (for
12 controllers directly connected to the CPU) will be called
13 dwc2_platform.ko. For gadget mode, there will be a single
14 module called dwc2_gadget.ko.
Paul Zimmerman535f60a2013-03-11 17:48:02 -070015
Dinh Nguyen47a16852014-04-14 14:13:34 -070016 NOTE: The s3c-hsotg driver is now renamed to dwc2_gadget. The
17 host and gadget drivers are still currently separate drivers.
18 There are plans to merge the dwc2_gadget driver with the dwc2
19 host driver in the near future to create a dual-role driver.
Paul Zimmerman535f60a2013-03-11 17:48:02 -070020
21if USB_DWC2
22
Dinh Nguyen47a16852014-04-14 14:13:34 -070023config USB_DWC2_HOST
24 tristate "Host only mode"
25 depends on USB
26 help
27 The Designware USB2.0 high-speed host controller
28 integrated into many SoCs.
29
30config USB_DWC2_PLATFORM
31 bool "DWC2 Platform"
32 depends on USB_DWC2_HOST
33 default USB_DWC2_HOST
34 help
35 The Designware USB2.0 platform interface module for
36 controllers directly connected to the CPU. This is only
37 used for host mode.
38
39config USB_DWC2_PCI
40 bool "DWC2 PCI"
41 depends on USB_DWC2_HOST && PCI
42 default USB_DWC2_HOST
43 help
44 The Designware USB2.0 PCI interface module for controllers
45 connected to a PCI bus. This is only used for host mode.
46
47comment "Gadget mode requires USB Gadget support to be enabled"
48
49config USB_DWC2_PERIPHERAL
50 tristate "Gadget only mode"
51 depends on USB_GADGET
52 help
53 The Designware USB2.0 high-speed gadget controller
54 integrated into many SoCs.
55
Paul Zimmerman535f60a2013-03-11 17:48:02 -070056config USB_DWC2_DEBUG
57 bool "Enable Debugging Messages"
58 help
59 Say Y here to enable debugging messages in the DWC2 Driver.
60
61config USB_DWC2_VERBOSE
62 bool "Enable Verbose Debugging Messages"
63 depends on USB_DWC2_DEBUG
64 help
65 Say Y here to enable verbose debugging messages in the DWC2 Driver.
66 WARNING: Enabling this will quickly fill your message log.
67 If in doubt, say N.
68
69config USB_DWC2_TRACK_MISSED_SOFS
70 bool "Enable Missed SOF Tracking"
71 help
72 Say Y here to enable logging of missed SOF events to the dmesg log.
Paul Zimmerman0797c3a2013-05-22 15:10:15 -070073 WARNING: This feature is still experimental.
Paul Zimmerman535f60a2013-03-11 17:48:02 -070074 If in doubt, say N.
75
Matthijs Kooijmanb49977a2013-04-10 09:55:50 +020076config USB_DWC2_DEBUG_PERIODIC
77 bool "Enable Debugging Messages For Periodic Transfers"
78 depends on USB_DWC2_DEBUG || USB_DWC2_VERBOSE
79 default y
80 help
81 Say N here to disable (verbose) debugging messages to be
82 logged for periodic transfers. This allows better debugging of
83 non-periodic transfers, but of course the debug logs will be
84 incomplete. Note that this also disables some debug messages
85 for which the transfer type cannot be deduced.
Paul Zimmerman535f60a2013-03-11 17:48:02 -070086endif