blob: e5197ffb74229e580c9f088a3a5f609c72d253b5 [file] [log] [blame]
Mark Rutlandfa8ad782015-07-06 12:23:53 +01001#
2# Performance Monitor Drivers
3#
4
5menu "Performance monitor support"
Mark Rutlandbddb9b62017-06-13 13:45:51 +01006 depends on PERF_EVENTS
Mark Rutlandfa8ad782015-07-06 12:23:53 +01007
8config ARM_PMU
Mark Rutlandbddb9b62017-06-13 13:45:51 +01009 depends on ARM || ARM64
Mark Rutlandfa8ad782015-07-06 12:23:53 +010010 bool "ARM PMU framework"
11 default y
12 help
13 Say y if you want to use CPU performance monitors on ARM-based
14 systems.
15
Mark Rutland45736a72017-04-11 09:39:55 +010016config ARM_PMU_ACPI
17 depends on ARM_PMU && ACPI
18 def_bool y
19
Neil Leeder21bdbb72017-02-07 13:14:04 -050020config QCOM_L2_PMU
21 bool "Qualcomm Technologies L2-cache PMU"
Mark Rutlandbddb9b62017-06-13 13:45:51 +010022 depends on ARCH_QCOM && ARM64 && ACPI
Neil Leeder21bdbb72017-02-07 13:14:04 -050023 help
24 Provides support for the L2 cache performance monitor unit (PMU)
25 in Qualcomm Technologies processors.
26 Adds the L2 cache PMU into the perf events subsystem for
27 monitoring L2 cache events.
28
Agustin Vega-Frias3071f132017-03-31 14:13:43 -040029config QCOM_L3_PMU
30 bool "Qualcomm Technologies L3-cache PMU"
Mark Rutlandbddb9b62017-06-13 13:45:51 +010031 depends on ARCH_QCOM && ARM64 && ACPI
Agustin Vega-Frias3071f132017-03-31 14:13:43 -040032 select QCOM_IRQ_COMBINER
33 help
34 Provides support for the L3 cache performance monitor unit (PMU)
35 in Qualcomm Technologies processors.
36 Adds the L3 cache PMU into the perf events subsystem for
37 monitoring L3 cache events.
38
Tai Nguyen832c9272016-07-15 10:38:04 -070039config XGENE_PMU
Mark Rutlandbddb9b62017-06-13 13:45:51 +010040 depends on ARCH_XGENE
Tai Nguyen832c9272016-07-15 10:38:04 -070041 bool "APM X-Gene SoC PMU"
42 default n
43 help
44 Say y if you want to use APM X-Gene SoC performance monitors.
45
Mark Rutlandfa8ad782015-07-06 12:23:53 +010046endmenu