blob: 0dc2ec16aa0ac828d473e8ed73405d255c6596fd [file] [log] [blame]
Krzysztof Kozlowskicc4637f2017-12-25 11:40:09 +01001// SPDX-License-Identifier: GPL-2.0
Rahul Sharma72f1da02014-05-09 06:26:44 +09002/*
Krzysztof Kozlowskice258cf2020-01-04 16:20:50 +01003 * Samsung XYREF5260 board device tree source
Rahul Sharma72f1da02014-05-09 06:26:44 +09004 *
5 * Copyright (c) 2013 Samsung Electronics Co., Ltd.
6 * http://www.samsung.com
Krzysztof Kozlowskicc4637f2017-12-25 11:40:09 +01007 */
Rahul Sharma72f1da02014-05-09 06:26:44 +09008
9/dts-v1/;
10#include "exynos5260.dtsi"
11
12/ {
Krzysztof Kozlowskice258cf2020-01-04 16:20:50 +010013 model = "Samsung XYREF5260 board based on Exynos5260";
Rahul Sharma72f1da02014-05-09 06:26:44 +090014 compatible = "samsung,xyref5260", "samsung,exynos5260", "samsung,exynos5";
15
Javier Martinez Canillasa0eb1092016-09-01 11:06:56 +020016 memory@20000000 {
Javier Martinez Canillas12676ee2016-09-01 11:06:53 +020017 device_type = "memory";
Rahul Sharma72f1da02014-05-09 06:26:44 +090018 reg = <0x20000000 0x80000000>;
19 };
20
21 chosen {
Krzysztof Kozlowski06d53602019-04-08 07:19:25 +020022 stdout-path = "serial2:115200n8";
Rahul Sharma72f1da02014-05-09 06:26:44 +090023 };
24
25 fin_pll: xxti {
26 compatible = "fixed-clock";
27 clock-frequency = <24000000>;
28 clock-output-names = "fin_pll";
29 #clock-cells = <0>;
30 };
31
32 xrtcxti: xrtcxti {
33 compatible = "fixed-clock";
34 clock-frequency = <32768>;
35 clock-output-names = "xrtcxti";
36 #clock-cells = <0>;
37 };
38};
39
40&pinctrl_0 {
41 hdmi_hpd_irq: hdmi-hpd-irq {
42 samsung,pins = "gpx3-7";
Krzysztof Kozlowskibad96a02016-09-04 13:04:12 +020043 samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
44 samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>;
45 samsung,pin-drv = <EXYNOS5260_PIN_DRV_LV1>;
Rahul Sharma72f1da02014-05-09 06:26:44 +090046 };
47};
48
49&uart0 {
50 status = "okay";
51};
52
53&uart1 {
54 status = "okay";
55};
56
57&uart2 {
58 status = "okay";
59};
60
61&uart3 {
62 status = "okay";
63};
64
65&mmc_0 {
66 status = "okay";
Rahul Sharma72f1da02014-05-09 06:26:44 +090067 broken-cd;
Jaehoon Chungaaa25a52014-08-18 11:55:32 -050068 cap-mmc-highspeed;
Russell King6a53bc72015-05-14 16:18:46 +010069 supports-hs200-mode; /* 200 MHz */
Rahul Sharma72f1da02014-05-09 06:26:44 +090070 card-detect-delay = <200>;
71 samsung,dw-mshc-ciu-div = <3>;
72 samsung,dw-mshc-sdr-timing = <0 4>;
73 samsung,dw-mshc-ddr-timing = <0 2>;
74 pinctrl-names = "default";
75 pinctrl-0 = <&sd0_rdqs &sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4 &sd0_bus8>;
Jaehoon Chungaaa25a52014-08-18 11:55:32 -050076 bus-width = <8>;
Rahul Sharma72f1da02014-05-09 06:26:44 +090077};
78
79&mmc_2 {
80 status = "okay";
Jaehoon Chungaaa25a52014-08-18 11:55:32 -050081 cap-sd-highspeed;
Rahul Sharma72f1da02014-05-09 06:26:44 +090082 card-detect-delay = <200>;
83 samsung,dw-mshc-ciu-div = <3>;
84 samsung,dw-mshc-sdr-timing = <2 3>;
85 samsung,dw-mshc-ddr-timing = <1 2>;
86 pinctrl-names = "default";
87 pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus1 &sd2_bus4>;
Jaehoon Chungaaa25a52014-08-18 11:55:32 -050088 bus-width = <4>;
89 disable-wp;
Rahul Sharma72f1da02014-05-09 06:26:44 +090090};