| Greg Ungerer | a12cf0a | 2010-11-09 10:12:29 +1000 | [diff] [blame] | 1 | /****************************************************************************/ |
| 2 | |
| 3 | /* |
| 4 | * m52xxacr.h -- ColdFire version 2 core cache support |
| 5 | * |
| 6 | * (C) Copyright 2010, Greg Ungerer <gerg@snapgear.com> |
| 7 | */ |
| 8 | |
| 9 | /****************************************************************************/ |
| 10 | #ifndef m52xxacr_h |
| 11 | #define m52xxacr_h |
| 12 | /****************************************************************************/ |
| 13 | |
| 14 | /* |
| 15 | * All varients of the ColdFire using version 2 cores have a similar |
| 16 | * cache setup. Although not absolutely identical the cache register |
| 17 | * definitions are compatible for all of them. Mostly they support a |
| 18 | * configurable cache memory that can be instruction only, data only, |
| 19 | * or split instruction and data. The exception is the very old version 2 |
| 20 | * core based parts, like the 5206(e), 5249 and 5272, which are instruction |
| 21 | * cache only. Cache size varies from 2k up to 16k. |
| 22 | */ |
| 23 | |
| 24 | /* |
| 25 | * Define the Cache Control register flags. |
| 26 | */ |
| 27 | #define CACR_CENB 0x80000000 /* Enable cache */ |
| 28 | #define CACR_CDPI 0x10000000 /* Disable invalidation by CPUSHL */ |
| 29 | #define CACR_CFRZ 0x08000000 /* Cache freeze mode */ |
| 30 | #define CACR_CINV 0x01000000 /* Invalidate cache */ |
| 31 | #define CACR_DISI 0x00800000 /* Disable instruction cache */ |
| 32 | #define CACR_DISD 0x00400000 /* Disable data cache */ |
| 33 | #define CACR_INVI 0x00200000 /* Invalidate instruction cache */ |
| 34 | #define CACR_INVD 0x00100000 /* Invalidate data cache */ |
| 35 | #define CACR_CEIB 0x00000400 /* Non-cachable instruction burst */ |
| 36 | #define CACR_DCM 0x00000200 /* Default cache mode */ |
| 37 | #define CACR_DBWE 0x00000100 /* Buffered write enable */ |
| 38 | #define CACR_DWP 0x00000020 /* Write protection */ |
| 39 | #define CACR_EUSP 0x00000010 /* Enable separate user a7 */ |
| 40 | |
| 41 | /* |
| 42 | * Define the Access Control register flags. |
| 43 | */ |
| 44 | #define ACR_BASE_POS 24 /* Address Base (upper 8 bits) */ |
| 45 | #define ACR_MASK_POS 16 /* Address Mask (next 8 bits) */ |
| 46 | #define ACR_ENABLE 0x00008000 /* Enable this ACR */ |
| 47 | #define ACR_USER 0x00000000 /* Allow only user accesses */ |
| 48 | #define ACR_SUPER 0x00002000 /* Allow supervisor access only */ |
| 49 | #define ACR_ANY 0x00004000 /* Allow any access type */ |
| 50 | #define ACR_CENB 0x00000000 /* Caching of region enabled */ |
| 51 | #define ACR_CDIS 0x00000040 /* Caching of region disabled */ |
| 52 | #define ACR_BWE 0x00000020 /* Write buffer enabled */ |
| 53 | #define ACR_WPROTECT 0x00000004 /* Write protect region */ |
| 54 | |
| Greg Ungerer | 8ce877a | 2010-11-09 13:35:55 +1000 | [diff] [blame^] | 55 | /* |
| 56 | * Set the cache controller settings we will use. This code is set to |
| 57 | * only use the instruction cache, even on the controllers that support |
| 58 | * split cache. (This setup is trying to preserve the existing behavior |
| 59 | * for now, in the furture I hope to actually use the split cache mode). |
| 60 | */ |
| 61 | #if defined(CONFIG_M5206) || defined(CONFIG_M5206e) || \ |
| 62 | defined(CONFIG_M5249) || defined(CONFIG_M5272) |
| 63 | #define CACHE_INIT (CACR_CINV) |
| 64 | #define CACHE_MODE (CACR_CENB + CACR_DCM) |
| 65 | #else |
| 66 | #ifdef CONFIG_COLDFIRE_SW_A7 |
| 67 | #define CACHE_INIT (CACR_CINV + CACR_DISD) |
| 68 | #define CACHE_MODE (CACR_CENB + CACR_DISD + CACR_DCM) |
| 69 | #else |
| 70 | #define CACHE_INIT (CACR_CINV + CACR_DISD + CACR_EUSP) |
| 71 | #define CACHE_MODE (CACR_CENB + CACR_DISD + CACR_DCM + CACR_EUSP) |
| 72 | #endif |
| 73 | #endif |
| 74 | |
| 75 | #define CACHE_INVALIDATE (CACHE_MODE + CACR_CINV) |
| 76 | |
| 77 | #define ACR0_MODE ((CONFIG_RAMBASE & 0xff000000) + \ |
| 78 | (0x000f0000) + \ |
| 79 | (ACR_ENABLE + ACR_ANY + ACR_CENB + ACR_BWE)) |
| 80 | #define ACR1_MODE 0 |
| 81 | |
| Greg Ungerer | a12cf0a | 2010-11-09 10:12:29 +1000 | [diff] [blame] | 82 | /****************************************************************************/ |
| 83 | #endif /* m52xxsim_h */ |