blob: 24014a7e2332370202fcbf2ffc31ede87df571f8 [file] [log] [blame]
Sascha Hauer9eb67f12015-04-23 10:35:43 +02001Mediatek topckgen controller
2============================
3
4The Mediatek topckgen controller provides various clocks to the system.
5
6Required Properties:
7
James Liao6a5887032016-08-19 13:34:50 +08008- compatible: Should be one of:
9 - "mediatek,mt2701-topckgen"
weiyi.lu@mediatek.comeb522df2017-10-23 12:10:32 +080010 - "mediatek,mt2712-topckgen", "syscon"
Kevin-CW Chen2b51f512017-04-08 09:20:28 +080011 - "mediatek,mt6797-topckgen"
Sean Wang808ecf42017-10-05 11:50:22 +080012 - "mediatek,mt7622-topckgen"
Sascha Hauer9eb67f12015-04-23 10:35:43 +020013 - "mediatek,mt8135-topckgen"
14 - "mediatek,mt8173-topckgen"
15- #clock-cells: Must be 1
16
17The topckgen controller uses the common clk binding from
18Documentation/devicetree/bindings/clock/clock-bindings.txt
19The available clocks are defined in dt-bindings/clock/mt*-clk.h.
20
21Example:
22
Sascha Hauerc4b6c262015-05-07 10:14:58 +020023topckgen: power-controller@10000000 {
Sascha Hauer9eb67f12015-04-23 10:35:43 +020024 compatible = "mediatek,mt8173-topckgen";
25 reg = <0 0x10000000 0 0x1000>;
26 #clock-cells = <1>;
27};