blob: 511c4f46027a941d920cf10fecd4cea9d6dad5c0 [file] [log] [blame]
Rabeeh Khourye50b6be2009-03-24 16:10:15 +02001/*
Rabeeh Khourye50b6be2009-03-24 16:10:15 +02002 * CPU idle Marvell Kirkwood SoCs
3 *
4 * This file is licensed under the terms of the GNU General Public
5 * License version 2. This program is licensed "as is" without any
6 * warranty of any kind, whether express or implied.
7 *
8 * The cpu idle uses wait-for-interrupt and DDR self refresh in order
9 * to implement two idle states -
10 * #1 wait-for-interrupt
11 * #2 wait-for-interrupt and DDR self refresh
Daniel Lezcanoa8e39c32013-04-26 11:05:44 +000012 *
13 * Maintainer: Jason Cooper <jason@lakedaemon.net>
14 * Maintainer: Andrew Lunn <andrew@lunn.ch>
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020015 */
16
17#include <linux/kernel.h>
Andrew Lunn9cfc94e2013-01-09 13:22:15 +010018#include <linux/module.h>
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020019#include <linux/init.h>
20#include <linux/platform_device.h>
21#include <linux/cpuidle.h>
22#include <linux/io.h>
Paul Gortmakerdc280942011-07-31 16:17:29 -040023#include <linux/export.h>
Robert Leeb3346482012-03-20 15:22:44 -050024#include <asm/cpuidle.h>
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020025
26#define KIRKWOOD_MAX_STATES 2
27
Andrew Lunn9cfc94e2013-01-09 13:22:15 +010028static void __iomem *ddr_operation_base;
29
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020030/* Actual code that puts the SoC in different idle states */
31static int kirkwood_enter_idle(struct cpuidle_device *dev,
Andrew Lunn9cfc94e2013-01-09 13:22:15 +010032 struct cpuidle_driver *drv,
Deepthi Dharware978aa72011-10-28 16:20:09 +053033 int index)
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020034{
Andrew Lunn9cfc94e2013-01-09 13:22:15 +010035 writel(0x7, ddr_operation_base);
Robert Leeb3346482012-03-20 15:22:44 -050036 cpu_do_idle();
Deepthi Dharware978aa72011-10-28 16:20:09 +053037
38 return index;
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020039}
40
Robert Leeb3346482012-03-20 15:22:44 -050041static struct cpuidle_driver kirkwood_idle_driver = {
42 .name = "kirkwood_idle",
43 .owner = THIS_MODULE,
Robert Leeb3346482012-03-20 15:22:44 -050044 .states[0] = ARM_CPUIDLE_WFI_STATE,
45 .states[1] = {
46 .enter = kirkwood_enter_idle,
47 .exit_latency = 10,
48 .target_residency = 100000,
Robert Leeb3346482012-03-20 15:22:44 -050049 .name = "DDR SR",
50 .desc = "WFI and DDR Self Refresh",
51 },
52 .state_count = KIRKWOOD_MAX_STATES,
53};
Robert Leeb3346482012-03-20 15:22:44 -050054
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020055/* Initialize CPU idle by registering the idle states */
Andrew Lunn9cfc94e2013-01-09 13:22:15 +010056static int kirkwood_cpuidle_probe(struct platform_device *pdev)
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020057{
Yangtao Li85c3ebd2019-12-15 13:02:06 +000058 ddr_operation_base = devm_platform_ioremap_resource(pdev, 0);
Silviu-Mihai Popescu488540b2013-03-22 14:10:42 +010059 if (IS_ERR(ddr_operation_base))
60 return PTR_ERR(ddr_operation_base);
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020061
Daniel Lezcano30dc72c2013-04-23 08:54:43 +000062 return cpuidle_register(&kirkwood_idle_driver, NULL);
Rabeeh Khourye50b6be2009-03-24 16:10:15 +020063}
64
Jingoo Han75d61372013-08-09 16:11:34 +090065static int kirkwood_cpuidle_remove(struct platform_device *pdev)
Andrew Lunn9cfc94e2013-01-09 13:22:15 +010066{
Daniel Lezcano30dc72c2013-04-23 08:54:43 +000067 cpuidle_unregister(&kirkwood_idle_driver);
Andrew Lunn9cfc94e2013-01-09 13:22:15 +010068 return 0;
69}
70
71static struct platform_driver kirkwood_cpuidle_driver = {
72 .probe = kirkwood_cpuidle_probe,
73 .remove = kirkwood_cpuidle_remove,
74 .driver = {
75 .name = "kirkwood_cpuidle",
Andrew Lunn9cfc94e2013-01-09 13:22:15 +010076 },
77};
78
79module_platform_driver(kirkwood_cpuidle_driver);
80
81MODULE_AUTHOR("Andrew Lunn <andrew@lunn.ch>");
82MODULE_DESCRIPTION("Kirkwood cpu idle driver");
83MODULE_LICENSE("GPL v2");
84MODULE_ALIAS("platform:kirkwood-cpuidle");