blob: 30cb645c0e5483a35206f9495df0ba787ea04940 [file] [log] [blame]
Sean Wang808ecf42017-10-05 11:50:22 +08001MediaTek SGMIISYS controller
2============================
3
4The MediaTek SGMIISYS controller provides various clocks to the system.
5
6Required Properties:
7
8- compatible: Should be:
9 - "mediatek,mt7622-sgmiisys", "syscon"
Ryder Lee0cd41af2018-11-05 16:43:56 +080010 - "mediatek,mt7629-sgmiisys", "syscon"
Sean Wang808ecf42017-10-05 11:50:22 +080011- #clock-cells: Must be 1
Sean Wang808ecf42017-10-05 11:50:22 +080012
13The SGMIISYS controller uses the common clk binding from
14Documentation/devicetree/bindings/clock/clock-bindings.txt
15The available clocks are defined in dt-bindings/clock/mt*-clk.h.
16
17Example:
18
19sgmiisys: sgmiisys@1b128000 {
20 compatible = "mediatek,mt7622-sgmiisys", "syscon";
21 reg = <0 0x1b128000 0 0x1000>;
22 #clock-cells = <1>;
23};