blob: f62ca39da6c5a70fef556c1b62fc72e0a10b0739 [file] [log] [blame]
Will Deacond4647f02020-09-15 23:30:17 +01001/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Interface for managing mitigations for Spectre vulnerabilities.
4 *
5 * Copyright (C) 2020 Google LLC
6 * Author: Will Deacon <will@kernel.org>
7 */
8
9#ifndef __ASM_SPECTRE_H
10#define __ASM_SPECTRE_H
11
Will Deacon62790172020-11-13 11:38:42 +000012#define BP_HARDEN_EL2_SLOTS 4
Will Deacon4f6a36f2020-11-13 11:38:47 +000013#define __BP_HARDEN_HYP_VECS_SZ ((BP_HARDEN_EL2_SLOTS - 1) * SZ_2K)
Will Deacon62790172020-11-13 11:38:42 +000014
15#ifndef __ASSEMBLY__
16
17#include <linux/percpu.h>
18
Will Deacond4647f02020-09-15 23:30:17 +010019#include <asm/cpufeature.h>
Will Deacon62790172020-11-13 11:38:42 +000020#include <asm/virt.h>
Will Deacond4647f02020-09-15 23:30:17 +010021
22/* Watch out, ordering is important here. */
23enum mitigation_state {
24 SPECTRE_UNAFFECTED,
25 SPECTRE_MITIGATED,
26 SPECTRE_VULNERABLE,
27};
28
29struct task_struct;
30
Will Deaconb881cdc2020-11-13 11:38:44 +000031/*
32 * Note: the order of this enum corresponds to __bp_harden_hyp_vecs and
33 * we rely on having the direct vectors first.
34 */
35enum arm64_hyp_spectre_vector {
36 /*
37 * Take exceptions directly to __kvm_hyp_vector. This must be
38 * 0 so that it used by default when mitigations are not needed.
39 */
40 HYP_VECTOR_DIRECT,
41
42 /*
43 * Bounce via a slot in the hypervisor text mapping of
44 * __bp_harden_hyp_vecs, which contains an SMC call.
45 */
46 HYP_VECTOR_SPECTRE_DIRECT,
47
48 /*
49 * Bounce via a slot in a special mapping of __bp_harden_hyp_vecs
50 * next to the idmap page.
51 */
52 HYP_VECTOR_INDIRECT,
53
54 /*
55 * Bounce via a slot in a special mapping of __bp_harden_hyp_vecs
56 * next to the idmap page, which contains an SMC call.
57 */
58 HYP_VECTOR_SPECTRE_INDIRECT,
59};
60
Will Deacon62790172020-11-13 11:38:42 +000061typedef void (*bp_hardening_cb_t)(void);
62
63struct bp_hardening_data {
Will Deaconb881cdc2020-11-13 11:38:44 +000064 enum arm64_hyp_spectre_vector slot;
65 bp_hardening_cb_t fn;
Will Deacon62790172020-11-13 11:38:42 +000066};
67
68DECLARE_PER_CPU_READ_MOSTLY(struct bp_hardening_data, bp_hardening_data);
69
70static inline void arm64_apply_bp_hardening(void)
71{
72 struct bp_hardening_data *d;
73
74 if (!cpus_have_const_cap(ARM64_SPECTRE_V2))
75 return;
76
77 d = this_cpu_ptr(&bp_hardening_data);
78 if (d->fn)
79 d->fn();
80}
81
Will Deacond4647f02020-09-15 23:30:17 +010082enum mitigation_state arm64_get_spectre_v2_state(void);
83bool has_spectre_v2(const struct arm64_cpu_capabilities *cap, int scope);
84void spectre_v2_enable_mitigation(const struct arm64_cpu_capabilities *__unused);
85
Will Deaconcd1f56b2020-11-13 11:38:46 +000086bool has_spectre_v3a(const struct arm64_cpu_capabilities *cap, int scope);
Will Deaconc4792b62020-11-13 11:38:45 +000087void spectre_v3a_enable_mitigation(const struct arm64_cpu_capabilities *__unused);
Will Deaconb881cdc2020-11-13 11:38:44 +000088
Will Deaconc2876202020-09-18 11:54:33 +010089enum mitigation_state arm64_get_spectre_v4_state(void);
90bool has_spectre_v4(const struct arm64_cpu_capabilities *cap, int scope);
91void spectre_v4_enable_mitigation(const struct arm64_cpu_capabilities *__unused);
92void spectre_v4_enable_task_mitigation(struct task_struct *tsk);
93
Marc Zyngier7f43c2012020-11-26 17:25:30 +000094enum mitigation_state arm64_get_meltdown_state(void);
95
Will Deacon62790172020-11-13 11:38:42 +000096#endif /* __ASSEMBLY__ */
Will Deacond4647f02020-09-15 23:30:17 +010097#endif /* __ASM_SPECTRE_H */