blob: 781c6794a50664fad7870773f4557cefa7775f83 [file] [log] [blame]
Gustavo Pimentele1181b52021-03-29 13:17:46 +02001.. SPDX-License-Identifier: GPL-2.0
2
3===========================================================================
4Driver for Synopsys DesignWare PCIe traffic generator (also known as xData)
5===========================================================================
6
Gustavo Pimentel23188e02021-04-10 16:52:59 +02007Supported chips:
8Synopsys DesignWare PCIe prototype solution
9
10Datasheet:
11Not freely available
12
13Author:
14Gustavo Pimentel <gustavo.pimentel@synopsys.com>
15
16Description
17-----------
18
Gustavo Pimentele1181b52021-03-29 13:17:46 +020019This driver should be used as a host-side (Root Complex) driver and Synopsys
20DesignWare prototype that includes this IP.
21
Gustavo Pimentel23188e02021-04-10 16:52:59 +020022The dw-xdata-pcie driver can be used to enable/disable PCIe traffic
Gustavo Pimentele1181b52021-03-29 13:17:46 +020023generator in either direction (mutual exclusion) besides allowing the
24PCIe link performance analysis.
25
26The interaction with this driver is done through the module parameter and
27can be changed in runtime. The driver outputs the requested command state
Gustavo Pimentel23188e02021-04-10 16:52:59 +020028information to ``/var/log/kern.log`` or dmesg.
Gustavo Pimentele1181b52021-03-29 13:17:46 +020029
Gustavo Pimentel23188e02021-04-10 16:52:59 +020030Example
31-------
Gustavo Pimentele1181b52021-03-29 13:17:46 +020032
Gustavo Pimentel23188e02021-04-10 16:52:59 +020033Write TLPs traffic generation - Root Complex to Endpoint direction
34~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Gustavo Pimentele1181b52021-03-29 13:17:46 +020035
Gustavo Pimentel23188e02021-04-10 16:52:59 +020036Generate traffic::
Gustavo Pimentele1181b52021-03-29 13:17:46 +020037
Gustavo Pimentel23188e02021-04-10 16:52:59 +020038 # echo 1 > /sys/class/misc/dw-xdata-pcie.0/write
Gustavo Pimentele1181b52021-03-29 13:17:46 +020039
Gustavo Pimentel23188e02021-04-10 16:52:59 +020040Get link throughput in MB/s::
41
42 # cat /sys/class/misc/dw-xdata-pcie.0/write
43 204
44
45Stop traffic in any direction::
46
47 # echo 0 > /sys/class/misc/dw-xdata-pcie.0/write
48
49Read TLPs traffic generation - Endpoint to Root Complex direction
50~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
51
52Generate traffic::
53
54 # echo 1 > /sys/class/misc/dw-xdata-pcie.0/read
55
56Get link throughput in MB/s::
57
58 # cat /sys/class/misc/dw-xdata-pcie.0/read
59 199
60
61Stop traffic in any direction::
62
63 # echo 0 > /sys/class/misc/dw-xdata-pcie.0/read
64