blob: 602354365819611fc0f8c7982c9398e8067274f0 [file] [log] [blame]
Laurent Pinchart4d8864c2013-12-11 15:05:13 +01001/*
2 * Copyright 2013 Ideas On Board SPRL
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 */
9
10#ifndef __DT_BINDINGS_CLOCK_R8A7791_H__
11#define __DT_BINDINGS_CLOCK_R8A7791_H__
12
13/* CPG */
14#define R8A7791_CLK_MAIN 0
15#define R8A7791_CLK_PLL0 1
16#define R8A7791_CLK_PLL1 2
17#define R8A7791_CLK_PLL3 3
18#define R8A7791_CLK_LB 4
19#define R8A7791_CLK_QSPI 5
20#define R8A7791_CLK_SDH 6
21#define R8A7791_CLK_SD0 7
22#define R8A7791_CLK_Z 8
23
Laurent Pinchartcded80f2013-12-19 16:51:02 +010024/* MSTP0 */
25#define R8A7791_CLK_MSIOF0 0
26
Laurent Pinchart4d8864c2013-12-11 15:05:13 +010027/* MSTP1 */
28#define R8A7791_CLK_TMU1 11
29#define R8A7791_CLK_TMU3 21
30#define R8A7791_CLK_TMU2 22
31#define R8A7791_CLK_CMT0 24
32#define R8A7791_CLK_TMU0 25
33#define R8A7791_CLK_VSP1_DU1 27
34#define R8A7791_CLK_VSP1_DU0 28
35#define R8A7791_CLK_VSP1_SY 31
36
37/* MSTP2 */
38#define R8A7791_CLK_SCIFA2 2
39#define R8A7791_CLK_SCIFA1 3
40#define R8A7791_CLK_SCIFA0 4
Laurent Pinchartcded80f2013-12-19 16:51:02 +010041#define R8A7791_CLK_MSIOF2 5
Laurent Pinchart4d8864c2013-12-11 15:05:13 +010042#define R8A7791_CLK_SCIFB0 6
43#define R8A7791_CLK_SCIFB1 7
Laurent Pinchartcded80f2013-12-19 16:51:02 +010044#define R8A7791_CLK_MSIOF1 8
Laurent Pinchart4d8864c2013-12-11 15:05:13 +010045#define R8A7791_CLK_SCIFB2 16
46#define R8A7791_CLK_DMAC 18
47
48/* MSTP3 */
49#define R8A7791_CLK_TPU0 4
50#define R8A7791_CLK_SDHI2 11
51#define R8A7791_CLK_SDHI1 12
52#define R8A7791_CLK_SDHI0 14
53#define R8A7791_CLK_MMCIF0 15
Wolfram Sangc6e8f322014-03-10 12:26:56 +010054#define R8A7791_CLK_IIC0 18
55#define R8A7791_CLK_IIC1 23
Laurent Pinchart4d8864c2013-12-11 15:05:13 +010056#define R8A7791_CLK_SSUSB 28
57#define R8A7791_CLK_CMT1 29
58#define R8A7791_CLK_USBDMAC0 30
59#define R8A7791_CLK_USBDMAC1 31
60
61/* MSTP5 */
62#define R8A7791_CLK_THERMAL 22
63#define R8A7791_CLK_PWM 23
64
65/* MSTP7 */
Magnus Damm6225b992014-04-07 15:04:21 +090066#define R8A7791_CLK_EHCI 3
Laurent Pinchart4d8864c2013-12-11 15:05:13 +010067#define R8A7791_CLK_HSUSB 4
68#define R8A7791_CLK_HSCIF2 13
69#define R8A7791_CLK_SCIF5 14
70#define R8A7791_CLK_SCIF4 15
71#define R8A7791_CLK_HSCIF1 16
72#define R8A7791_CLK_HSCIF0 17
73#define R8A7791_CLK_SCIF3 18
74#define R8A7791_CLK_SCIF2 19
75#define R8A7791_CLK_SCIF1 20
76#define R8A7791_CLK_SCIF0 21
77#define R8A7791_CLK_DU1 23
78#define R8A7791_CLK_DU0 24
79#define R8A7791_CLK_LVDS0 26
80
81/* MSTP8 */
82#define R8A7791_CLK_VIN2 9
83#define R8A7791_CLK_VIN1 10
84#define R8A7791_CLK_VIN0 11
85#define R8A7791_CLK_ETHER 13
86#define R8A7791_CLK_SATA1 14
87#define R8A7791_CLK_SATA0 15
88
89/* MSTP9 */
90#define R8A7791_CLK_GPIO7 4
91#define R8A7791_CLK_GPIO6 5
92#define R8A7791_CLK_GPIO5 7
93#define R8A7791_CLK_GPIO4 8
94#define R8A7791_CLK_GPIO3 9
95#define R8A7791_CLK_GPIO2 10
96#define R8A7791_CLK_GPIO1 11
97#define R8A7791_CLK_GPIO0 12
98#define R8A7791_CLK_RCAN1 15
99#define R8A7791_CLK_RCAN0 16
Laurent Pinchartec71f552013-12-19 16:51:04 +0100100#define R8A7791_CLK_QSPI_MOD 17
Laurent Pinchart4d8864c2013-12-11 15:05:13 +0100101#define R8A7791_CLK_I2C5 25
102#define R8A7791_CLK_IICDVFS 26
103#define R8A7791_CLK_I2C4 27
104#define R8A7791_CLK_I2C3 28
105#define R8A7791_CLK_I2C2 29
106#define R8A7791_CLK_I2C1 30
107#define R8A7791_CLK_I2C0 31
108
Laurent Pinchart4d8864c2013-12-11 15:05:13 +0100109/* MSTP11 */
110#define R8A7791_CLK_SCIFA3 6
111#define R8A7791_CLK_SCIFA4 7
112#define R8A7791_CLK_SCIFA5 8
113
114#endif /* __DT_BINDINGS_CLOCK_R8A7791_H__ */