blob: 7fa4a0b5f6549287c7db537f36aaabdc48e04093 [file] [log] [blame]
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -07001/*
2 * r8a7778 processor support
3 *
4 * Copyright (C) 2013 Renesas Solutions Corp.
5 * Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
Sergei Shtylyov52421912013-04-04 18:55:46 +00006 * Copyright (C) 2013 Cogent Embedded, Inc.
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -07007 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; version 2 of the License.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070016 */
17
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070018#include <linux/io.h>
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070019#include <linux/irqchip.h>
Geert Uytterhoeven02c94f32014-06-20 18:53:04 +020020
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070021#include <asm/mach/arch.h>
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070022
Magnus Dammfd44aa52014-06-17 16:47:37 +090023#include "common.h"
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070024
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070025#define INT2SMSKCR0 0x82288 /* 0xfe782288 */
26#define INT2SMSKCR1 0x8228c /* 0xfe78228c */
27
28#define INT2NTSR0 0x00018 /* 0xfe700018 */
29#define INT2NTSR1 0x0002c /* 0xfe70002c */
Geert Uytterhoeven20e73332015-09-30 17:50:19 +020030
31static void __init r8a7778_init_irq_dt(void)
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070032{
33 void __iomem *base = ioremap_nocache(0xfe700000, 0x00100000);
34
35 BUG_ON(!base);
36
Kuninori Morimoto54aa4c42013-07-09 01:48:34 -070037 irqchip_init();
Ulrich Hecht4baadb92015-08-14 15:51:03 +020038
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070039 /* route all interrupts to ARM */
40 __raw_writel(0x73ffffff, base + INT2NTSR0);
41 __raw_writel(0xffffffff, base + INT2NTSR1);
42
43 /* unmask all known interrupts in INTCS2 */
44 __raw_writel(0x08330773, base + INT2SMSKCR0);
45 __raw_writel(0x00311110, base + INT2SMSKCR1);
46
47 iounmap(base);
48}
49
Nicolas Pitre19c233b2015-07-27 18:27:52 -040050static const char *const r8a7778_compat_dt[] __initconst = {
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070051 "renesas,r8a7778",
52 NULL,
53};
54
55DT_MACHINE_START(R8A7778_DT, "Generic R8A7778 (Flattened Device Tree)")
Geert Uytterhoeven92ee3412014-10-17 14:24:38 +020056 .init_early = shmobile_init_delay,
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070057 .init_irq = r8a7778_init_irq_dt,
Magnus Damm7759a7a2014-07-31 08:32:50 +090058 .init_late = shmobile_init_late,
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070059 .dt_compat = r8a7778_compat_dt,
Kuninori Morimotoccb7cc72013-03-21 03:01:36 -070060MACHINE_END