blob: 435f1bcca3415df7feb7a988c2b8945e3702e693 [file] [log] [blame]
Gregory Fong5b7d4142015-05-06 01:37:55 -07001Broadcom STB "UPG GIO" GPIO controller
2
3The controller's registers are organized as sets of eight 32-bit
4registers with each set controlling a bank of up to 32 pins. A single
5interrupt is shared for all of the banks handled by the controller.
6
7Required properties:
8
9- compatible:
10 Must be "brcm,brcmstb-gpio"
11
12- reg:
13 Define the base and range of the I/O address space containing
14 the brcmstb GPIO controller registers
15
16- #gpio-cells:
17 Should be <2>. The first cell is the pin number (within the controller's
18 pin space), and the second is used for the following:
19 bit[0]: polarity (0 for active-high, 1 for active-low)
20
21- gpio-controller:
22 Specifies that the node is a GPIO controller.
23
24- brcm,gpio-bank-widths:
25 Number of GPIO lines for each bank. Number of elements must
26 correspond to number of banks suggested by the 'reg' property.
27
28Optional properties:
29
30- interrupts:
31 The interrupt shared by all GPIO lines for this controller.
32
33- interrupt-parent:
34 phandle of the parent interrupt controller
35
36- #interrupt-cells:
37 Should be <2>. The first cell is the GPIO number, the second should specify
38 flags. The following subset of flags is supported:
39 - bits[3:0] trigger type and level flags
40 1 = low-to-high edge triggered
41 2 = high-to-low edge triggered
42 4 = active high level-sensitive
43 8 = active low level-sensitive
44 Valid combinations are 1, 2, 3, 4, 8.
45 See also Documentation/devicetree/bindings/interrupt-controller/interrupts.txt
46
47- interrupt-controller:
48 Marks the device node as an interrupt controller
49
50- interrupt-names:
51 The name of the IRQ resource used by this controller
52
53Example:
54 upg_gio: gpio@f040a700 {
55 #gpio-cells = <0x2>;
56 #interrupt-cells = <0x2>;
57 compatible = "brcm,bcm7445-gpio", "brcm,brcmstb-gpio";
58 gpio-controller;
59 interrupt-controller;
60 reg = <0xf040a700 0x80>;
61 interrupt-parent = <0xf>;
62 interrupts = <0x6>;
63 interrupt-names = "upg_gio";
64 brcm,gpio-bank-widths = <0x20 0x20 0x20 0x18>;
65 };