blob: 3ae984cf98cf25ce8c695f6c06808d7dc6379647 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 *
3 * BRIEF MODULE DESCRIPTION
4 * 4G Systems MTX-1 board setup.
5 *
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +04006 * Copyright 2003, 2008 MontaVista Software Inc.
7 * Author: MontaVista Software, Inc. <source@mvista.com>
Linus Torvalds1da177e2005-04-16 15:20:36 -07008 * Bruno Randolf <bruno.randolf@4g-systems.biz>
9 *
10 * This program is free software; you can redistribute it and/or modify it
11 * under the terms of the GNU General Public License as published by the
12 * Free Software Foundation; either version 2 of the License, or (at your
13 * option) any later version.
14 *
15 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
16 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
17 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
18 * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
19 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
20 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
21 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
22 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
23 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
24 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
25 *
26 * You should have received a copy of the GNU General Public License along
27 * with this program; if not, write to the Free Software Foundation, Inc.,
28 * 675 Mass Ave, Cambridge, MA 02139, USA.
29 */
Linus Torvalds1da177e2005-04-16 15:20:36 -070030
Manuel Laussbb706b22009-06-06 14:09:56 +020031#include <linux/gpio.h>
Sergei Shtylyovce28f942008-04-23 22:43:55 +040032#include <linux/init.h>
Manuel Lauss7e50b2b2009-10-04 14:55:26 +020033#include <linux/interrupt.h>
Manuel Lauss32fd6902009-12-08 19:18:13 +010034#include <linux/pm.h>
Sergei Shtylyovce28f942008-04-23 22:43:55 +040035
Manuel Lauss32fd6902009-12-08 19:18:13 +010036#include <asm/reboot.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070037#include <asm/mach-au1x00/au1000.h>
38
Manuel Lauss71793802008-12-21 09:26:16 +010039#include <prom.h>
40
Manuel Lauss7e50b2b2009-10-04 14:55:26 +020041char irq_tab_alchemy[][5] __initdata = {
Manuel Lauss78814462009-10-07 20:15:15 +020042 [0] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTA, 0xff, 0xff }, /* IDSEL 00 - AdapterA-Slot0 (top) */
43 [1] = { -1, AU1500_PCI_INTB, AU1500_PCI_INTA, 0xff, 0xff }, /* IDSEL 01 - AdapterA-Slot1 (bottom) */
44 [2] = { -1, AU1500_PCI_INTC, AU1500_PCI_INTD, 0xff, 0xff }, /* IDSEL 02 - AdapterB-Slot0 (top) */
45 [3] = { -1, AU1500_PCI_INTD, AU1500_PCI_INTC, 0xff, 0xff }, /* IDSEL 03 - AdapterB-Slot1 (bottom) */
46 [4] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTB, 0xff, 0xff }, /* IDSEL 04 - AdapterC-Slot0 (top) */
47 [5] = { -1, AU1500_PCI_INTB, AU1500_PCI_INTA, 0xff, 0xff }, /* IDSEL 05 - AdapterC-Slot1 (bottom) */
48 [6] = { -1, AU1500_PCI_INTC, AU1500_PCI_INTD, 0xff, 0xff }, /* IDSEL 06 - AdapterD-Slot0 (top) */
49 [7] = { -1, AU1500_PCI_INTD, AU1500_PCI_INTC, 0xff, 0xff }, /* IDSEL 07 - AdapterD-Slot1 (bottom) */
Manuel Lauss7e50b2b2009-10-04 14:55:26 +020050};
51
Florian Fainellibaa545f2007-03-02 22:07:48 +010052extern int (*board_pci_idsel)(unsigned int devsel, int assert);
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +040053int mtx1_pci_idsel(unsigned int devsel, int assert);
Florian Fainellibaa545f2007-03-02 22:07:48 +010054
Manuel Lauss32fd6902009-12-08 19:18:13 +010055static void mtx1_reset(char *c)
Linus Torvalds1da177e2005-04-16 15:20:36 -070056{
Florian Fainelli9ced9752011-02-21 14:28:02 +010057 /* Jump to the reset vector */
58 __asm__ __volatile__("jr\t%0"::"r"(0xbfc00000));
Linus Torvalds1da177e2005-04-16 15:20:36 -070059}
60
Manuel Lauss32fd6902009-12-08 19:18:13 +010061static void mtx1_power_off(void)
62{
Manuel Lauss32fd6902009-12-08 19:18:13 +010063 while (1)
Ralf Baechle36f217d2010-08-03 03:42:32 +010064 asm volatile (
65 " .set mips32 \n"
66 " wait \n"
67 " .set mips0 \n");
Manuel Lauss32fd6902009-12-08 19:18:13 +010068}
69
Linus Torvalds1da177e2005-04-16 15:20:36 -070070void __init board_setup(void)
71{
Florian Fainellif7086312007-09-25 17:07:24 +020072#if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +040073 /* Enable USB power switch */
Manuel Laussbb706b22009-06-06 14:09:56 +020074 alchemy_gpio_direction_output(204, 0);
Florian Fainellif7086312007-09-25 17:07:24 +020075#endif /* defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) */
Linus Torvalds1da177e2005-04-16 15:20:36 -070076
77#ifdef CONFIG_PCI
78#if defined(__MIPSEB__)
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +040079 au_writel(0xf | (2 << 6) | (1 << 4), Au1500_PCI_CFG);
Linus Torvalds1da177e2005-04-16 15:20:36 -070080#else
81 au_writel(0xf, Au1500_PCI_CFG);
82#endif
Ralf Baechle39d22112009-10-12 02:23:48 +020083 board_pci_idsel = mtx1_pci_idsel;
Linus Torvalds1da177e2005-04-16 15:20:36 -070084#endif
85
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +040086 /* Initialize sys_pinfunc */
87 au_writel(SYS_PF_NI2, SYS_PINFUNC);
Linus Torvalds1da177e2005-04-16 15:20:36 -070088
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +040089 /* Initialize GPIO */
Manuel Laussb7f720d2011-05-08 10:42:20 +020090 au_writel(~0, KSEG1ADDR(AU1000_SYS_PHYS_ADDR) + SYS_TRIOUTCLR);
Manuel Laussbb706b22009-06-06 14:09:56 +020091 alchemy_gpio_direction_output(0, 0); /* Disable M66EN (PCI 66MHz) */
92 alchemy_gpio_direction_output(3, 1); /* Disable PCI CLKRUN# */
93 alchemy_gpio_direction_output(1, 1); /* Enable EXT_IO3 */
94 alchemy_gpio_direction_output(5, 0); /* Disable eth PHY TX_ER */
Linus Torvalds1da177e2005-04-16 15:20:36 -070095
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +040096 /* Enable LED and set it to green */
Manuel Laussbb706b22009-06-06 14:09:56 +020097 alchemy_gpio_direction_output(211, 1); /* green on */
98 alchemy_gpio_direction_output(212, 0); /* red off */
Linus Torvalds1da177e2005-04-16 15:20:36 -070099
Manuel Lauss32fd6902009-12-08 19:18:13 +0100100 pm_power_off = mtx1_power_off;
101 _machine_halt = mtx1_power_off;
102 _machine_restart = mtx1_reset;
103
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +0400104 printk(KERN_INFO "4G Systems MTX-1 Board\n");
Linus Torvalds1da177e2005-04-16 15:20:36 -0700105}
Florian Fainellibaa545f2007-03-02 22:07:48 +0100106
107int
108mtx1_pci_idsel(unsigned int devsel, int assert)
109{
Bruno Randolfb3b3c172010-07-12 00:40:38 +0900110 /* This function is only necessary to support a proprietary Cardbus
111 * adapter on the mtx-1 "singleboard" variant. It triggers a custom
112 * logic chip connected to EXT_IO3 (GPIO1) to suppress IDSEL signals.
113 */
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +0400114 if (assert && devsel != 0)
115 /* Suppress signal to Cardbus */
Bruno Randolf98a0f862010-07-12 00:40:28 +0900116 alchemy_gpio_set_value(1, 0); /* set EXT_IO3 OFF */
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +0400117 else
Bruno Randolf98a0f862010-07-12 00:40:28 +0900118 alchemy_gpio_set_value(1, 1); /* set EXT_IO3 ON */
Manuel Laussbb706b22009-06-06 14:09:56 +0200119
Bruno Randolf98a0f862010-07-12 00:40:28 +0900120 udelay(1);
Sergei Shtylyov1ff1a782008-04-30 23:30:12 +0400121 return 1;
Florian Fainellibaa545f2007-03-02 22:07:48 +0100122}
Manuel Lauss7e50b2b2009-10-04 14:55:26 +0200123
124static int __init mtx1_init_irq(void)
125{
Thomas Gleixnere4ec7982011-03-27 15:19:28 +0200126 irq_set_irq_type(AU1500_GPIO204_INT, IRQF_TRIGGER_HIGH);
127 irq_set_irq_type(AU1500_GPIO201_INT, IRQF_TRIGGER_LOW);
128 irq_set_irq_type(AU1500_GPIO202_INT, IRQF_TRIGGER_LOW);
129 irq_set_irq_type(AU1500_GPIO203_INT, IRQF_TRIGGER_LOW);
130 irq_set_irq_type(AU1500_GPIO205_INT, IRQF_TRIGGER_LOW);
Manuel Lauss7e50b2b2009-10-04 14:55:26 +0200131
132 return 0;
133}
134arch_initcall(mtx1_init_irq);