blob: 283e288b6e428d2e5e32390c7e0d7f266c77a9b5 [file] [log] [blame]
Robert Nelson2876cc42016-12-27 11:58:34 -06001/*
2 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8
9#include <dt-bindings/display/tda998x.h>
Hans Verkuil605cdd22018-09-24 13:01:46 +020010#include <dt-bindings/interrupt-controller/irq.h>
Robert Nelson2876cc42016-12-27 11:58:34 -060011
12&ldo3_reg {
13 regulator-min-microvolt = <1800000>;
14 regulator-max-microvolt = <1800000>;
15 regulator-always-on;
16};
17
18&mmc1 {
19 vmmc-supply = <&vmmcsd_fixed>;
20};
21
22&mmc2 {
23 vmmc-supply = <&vmmcsd_fixed>;
24 pinctrl-names = "default";
25 pinctrl-0 = <&emmc_pins>;
26 bus-width = <8>;
27 status = "okay";
28};
29
30&am33xx_pinmux {
31 nxp_hdmi_bonelt_pins: nxp_hdmi_bonelt_pins {
32 pinctrl-single,pins = <
Christina Quast399c6b92019-04-08 10:01:52 -070033 AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT_PULLDOWN, MUX_MODE3)
34 AM33XX_PADCONF(AM335X_PIN_LCD_DATA0, PIN_OUTPUT, MUX_MODE0)
35 AM33XX_PADCONF(AM335X_PIN_LCD_DATA1, PIN_OUTPUT, MUX_MODE0)
36 AM33XX_PADCONF(AM335X_PIN_LCD_DATA2, PIN_OUTPUT, MUX_MODE0)
37 AM33XX_PADCONF(AM335X_PIN_LCD_DATA3, PIN_OUTPUT, MUX_MODE0)
38 AM33XX_PADCONF(AM335X_PIN_LCD_DATA4, PIN_OUTPUT, MUX_MODE0)
39 AM33XX_PADCONF(AM335X_PIN_LCD_DATA5, PIN_OUTPUT, MUX_MODE0)
40 AM33XX_PADCONF(AM335X_PIN_LCD_DATA6, PIN_OUTPUT, MUX_MODE0)
41 AM33XX_PADCONF(AM335X_PIN_LCD_DATA7, PIN_OUTPUT, MUX_MODE0)
42 AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PIN_OUTPUT, MUX_MODE0)
43 AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PIN_OUTPUT, MUX_MODE0)
44 AM33XX_PADCONF(AM335X_PIN_LCD_DATA10, PIN_OUTPUT, MUX_MODE0)
45 AM33XX_PADCONF(AM335X_PIN_LCD_DATA11, PIN_OUTPUT, MUX_MODE0)
46 AM33XX_PADCONF(AM335X_PIN_LCD_DATA12, PIN_OUTPUT, MUX_MODE0)
47 AM33XX_PADCONF(AM335X_PIN_LCD_DATA13, PIN_OUTPUT, MUX_MODE0)
48 AM33XX_PADCONF(AM335X_PIN_LCD_DATA14, PIN_OUTPUT, MUX_MODE0)
49 AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PIN_OUTPUT, MUX_MODE0)
50 AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
51 AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
52 AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
53 AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
Robert Nelson2876cc42016-12-27 11:58:34 -060054 >;
55 };
56
57 nxp_hdmi_bonelt_off_pins: nxp_hdmi_bonelt_off_pins {
58 pinctrl-single,pins = <
Christina Quast399c6b92019-04-08 10:01:52 -070059 AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR0, PIN_OUTPUT_PULLDOWN, MUX_MODE3)
Robert Nelson2876cc42016-12-27 11:58:34 -060060 >;
61 };
62
63 mcasp0_pins: mcasp0_pins {
64 pinctrl-single,pins = <
Christina Quast399c6b92019-04-08 10:01:52 -070065 AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKX, PIN_INPUT_PULLUP, MUX_MODE0) /* mcasp0_ahcklx.mcasp0_ahclkx */
66 AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKR, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* mcasp0_ahclkr.mcasp0_axr2*/
67 AM33XX_PADCONF(AM335X_PIN_MCASP0_FSX, PIN_OUTPUT_PULLUP, MUX_MODE0)
68 AM33XX_PADCONF(AM335X_PIN_MCASP0_ACLKX, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
69 AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a11.GPIO1_27 */
Robert Nelson2876cc42016-12-27 11:58:34 -060070 >;
71 };
72};
73
74&lcdc {
75 status = "okay";
76
77 /* If you want to get 24 bit RGB and 16 BGR mode instead of
78 * current 16 bit RGB and 24 BGR modes, set the propety
79 * below to "crossed" and uncomment the video-ports -property
80 * in tda19988 node.
81 */
82 blue-and-red-wiring = "straight";
83
84 port {
85 lcdc_0: endpoint@0 {
86 remote-endpoint = <&hdmi_0>;
87 };
88 };
89};
90
91&i2c0 {
Rob Herringcc893872018-09-13 13:12:25 -050092 tda19988: tda19988@70 {
Robert Nelson2876cc42016-12-27 11:58:34 -060093 compatible = "nxp,tda998x";
94 reg = <0x70>;
Hans Verkuil605cdd22018-09-24 13:01:46 +020095 nxp,calib-gpios = <&gpio1 25 0>;
96 interrupts-extended = <&gpio1 25 IRQ_TYPE_LEVEL_LOW>;
Robert Nelson2876cc42016-12-27 11:58:34 -060097
98 pinctrl-names = "default", "off";
99 pinctrl-0 = <&nxp_hdmi_bonelt_pins>;
100 pinctrl-1 = <&nxp_hdmi_bonelt_off_pins>;
101
102 /* Convert 24bit BGR to RGB, e.g. cross red and blue wiring */
103 /* video-ports = <0x234501>; */
104
105 #sound-dai-cells = <0>;
106 audio-ports = < TDA998x_I2S 0x03>;
107
108 ports {
109 port@0 {
110 hdmi_0: endpoint@0 {
111 remote-endpoint = <&lcdc_0>;
112 };
113 };
114 };
115 };
116};
117
118&rtc {
119 system-power-controller;
120};
121
122&mcasp0 {
123 #sound-dai-cells = <0>;
124 pinctrl-names = "default";
125 pinctrl-0 = <&mcasp0_pins>;
126 status = "okay";
127 op-mode = <0>; /* MCASP_IIS_MODE */
128 tdm-slots = <2>;
129 serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */
130 0 0 1 0
131 >;
132 tx-num-evt = <32>;
133 rx-num-evt = <32>;
134};
135
136/ {
137 clk_mcasp0_fixed: clk_mcasp0_fixed {
138 #clock-cells = <0>;
139 compatible = "fixed-clock";
140 clock-frequency = <24576000>;
141 };
142
143 clk_mcasp0: clk_mcasp0 {
144 #clock-cells = <0>;
145 compatible = "gpio-gate-clock";
146 clocks = <&clk_mcasp0_fixed>;
147 enable-gpios = <&gpio1 27 0>; /* BeagleBone Black Clk enable on GPIO1_27 */
148 };
149
150 sound {
151 compatible = "simple-audio-card";
152 simple-audio-card,name = "TI BeagleBone Black";
153 simple-audio-card,format = "i2s";
154 simple-audio-card,bitclock-master = <&dailink0_master>;
155 simple-audio-card,frame-master = <&dailink0_master>;
156
157 dailink0_master: simple-audio-card,cpu {
158 sound-dai = <&mcasp0>;
159 clocks = <&clk_mcasp0>;
160 };
161
162 simple-audio-card,codec {
163 sound-dai = <&tda19988>;
164 };
165 };
166};