blob: e11ccdaf14a6fa2f5d1c50fbef7e6cb2ccfbc9be [file] [log] [blame]
Stephen Boyde1bd55e2018-12-11 09:57:48 -08001// SPDX-License-Identifier: GPL-2.0
Mike Turquette9d9f78e2012-03-15 23:11:20 -07002/*
3 * Copyright (C) 2010-2011 Canonical Ltd <jeremy.kerr@canonical.com>
4 * Copyright (C) 2011-2012 Mike Turquette, Linaro Ltd <mturquette@linaro.org>
5 *
Mike Turquette9d9f78e2012-03-15 23:11:20 -07006 * Fixed rate clock implementation
7 */
8
9#include <linux/clk-provider.h>
10#include <linux/module.h>
11#include <linux/slab.h>
12#include <linux/io.h>
13#include <linux/err.h>
Grant Likely015ba402012-04-07 21:39:39 -050014#include <linux/of.h>
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +020015#include <linux/platform_device.h>
Mike Turquette9d9f78e2012-03-15 23:11:20 -070016
17/*
18 * DOC: basic fixed-rate clock that cannot gate
19 *
20 * Traits of this clock:
21 * prepare - clk_(un)prepare only ensures parents are prepared
22 * enable - clk_enable only ensures parents are enabled
23 * rate - rate is always a fixed value. No clk_set_rate support
24 * parent - fixed parent. No clk_set_parent support
25 */
26
Stephen Boyd38d1e382019-08-30 08:09:15 -070027#define to_clk_fixed_rate(_hw) container_of(_hw, struct clk_fixed_rate, hw)
28
Mike Turquette9d9f78e2012-03-15 23:11:20 -070029static unsigned long clk_fixed_rate_recalc_rate(struct clk_hw *hw,
30 unsigned long parent_rate)
31{
32 return to_clk_fixed_rate(hw)->fixed_rate;
33}
Mike Turquette9d9f78e2012-03-15 23:11:20 -070034
Boris BREZILLON0903ea62013-12-21 10:34:48 +010035static unsigned long clk_fixed_rate_recalc_accuracy(struct clk_hw *hw,
36 unsigned long parent_accuracy)
37{
38 return to_clk_fixed_rate(hw)->fixed_accuracy;
39}
40
Shawn Guo822c2502012-03-27 15:23:22 +080041const struct clk_ops clk_fixed_rate_ops = {
Mike Turquette9d9f78e2012-03-15 23:11:20 -070042 .recalc_rate = clk_fixed_rate_recalc_rate,
Boris BREZILLON0903ea62013-12-21 10:34:48 +010043 .recalc_accuracy = clk_fixed_rate_recalc_accuracy,
Mike Turquette9d9f78e2012-03-15 23:11:20 -070044};
45EXPORT_SYMBOL_GPL(clk_fixed_rate_ops);
46
Stephen Boyd2d34f092019-08-30 08:09:17 -070047struct clk_hw *__clk_hw_register_fixed_rate(struct device *dev,
48 struct device_node *np, const char *name,
49 const char *parent_name, const struct clk_hw *parent_hw,
50 const struct clk_parent_data *parent_data, unsigned long flags,
51 unsigned long fixed_rate, unsigned long fixed_accuracy,
52 unsigned long clk_fixed_flags)
Mike Turquette9d9f78e2012-03-15 23:11:20 -070053{
54 struct clk_fixed_rate *fixed;
Stephen Boyd26ef56b2016-02-07 00:34:13 -080055 struct clk_hw *hw;
Manivannan Sadhasivamcc819cf2019-11-15 21:58:55 +053056 struct clk_init_data init = {};
Stephen Boyd2d34f092019-08-30 08:09:17 -070057 int ret = -EINVAL;
Mike Turquette9d9f78e2012-03-15 23:11:20 -070058
Mike Turquette27d54592012-03-26 17:51:03 -070059 /* allocate fixed-rate clock */
Stephen Boydd122db72015-05-14 16:47:10 -070060 fixed = kzalloc(sizeof(*fixed), GFP_KERNEL);
61 if (!fixed)
Mike Turquette9d9f78e2012-03-15 23:11:20 -070062 return ERR_PTR(-ENOMEM);
Mike Turquette9d9f78e2012-03-15 23:11:20 -070063
Saravana Kannan0197b3e2012-04-25 22:58:56 -070064 init.name = name;
65 init.ops = &clk_fixed_rate_ops;
Stephen Boyd90b6c5c2019-04-25 10:57:37 -070066 init.flags = flags;
Stephen Boyd2d34f092019-08-30 08:09:17 -070067 init.parent_names = parent_name ? &parent_name : NULL;
68 init.parent_hws = parent_hw ? &parent_hw : NULL;
69 init.parent_data = parent_data;
70 if (parent_name || parent_hw || parent_data)
71 init.num_parents = 1;
72 else
73 init.num_parents = 0;
Saravana Kannan0197b3e2012-04-25 22:58:56 -070074
Mike Turquette9d9f78e2012-03-15 23:11:20 -070075 /* struct clk_fixed_rate assignments */
Stephen Boyd2d34f092019-08-30 08:09:17 -070076 fixed->flags = clk_fixed_flags;
Mike Turquette9d9f78e2012-03-15 23:11:20 -070077 fixed->fixed_rate = fixed_rate;
Boris BREZILLON0903ea62013-12-21 10:34:48 +010078 fixed->fixed_accuracy = fixed_accuracy;
Saravana Kannan0197b3e2012-04-25 22:58:56 -070079 fixed->hw.init = &init;
Mike Turquette9d9f78e2012-03-15 23:11:20 -070080
Mike Turquette27d54592012-03-26 17:51:03 -070081 /* register the clock */
Stephen Boyd26ef56b2016-02-07 00:34:13 -080082 hw = &fixed->hw;
Stephen Boyd2d34f092019-08-30 08:09:17 -070083 if (dev || !np)
84 ret = clk_hw_register(dev, hw);
85 else if (np)
86 ret = of_clk_hw_register(np, hw);
Stephen Boyd26ef56b2016-02-07 00:34:13 -080087 if (ret) {
Mike Turquette27d54592012-03-26 17:51:03 -070088 kfree(fixed);
Stephen Boyd26ef56b2016-02-07 00:34:13 -080089 hw = ERR_PTR(ret);
90 }
Mike Turquette27d54592012-03-26 17:51:03 -070091
Stephen Boyd26ef56b2016-02-07 00:34:13 -080092 return hw;
93}
Stephen Boyd2d34f092019-08-30 08:09:17 -070094EXPORT_SYMBOL_GPL(__clk_hw_register_fixed_rate);
Stephen Boyd26ef56b2016-02-07 00:34:13 -080095
Boris BREZILLON0903ea62013-12-21 10:34:48 +010096struct clk *clk_register_fixed_rate(struct device *dev, const char *name,
97 const char *parent_name, unsigned long flags,
98 unsigned long fixed_rate)
99{
Stephen Boyd576859d2019-08-30 08:09:14 -0700100 struct clk_hw *hw;
101
102 hw = clk_hw_register_fixed_rate_with_accuracy(dev, name, parent_name,
103 flags, fixed_rate, 0);
104 if (IS_ERR(hw))
105 return ERR_CAST(hw);
106 return hw->clk;
Boris BREZILLON0903ea62013-12-21 10:34:48 +0100107}
Stephen Boyd389ae052013-07-24 17:43:29 -0700108EXPORT_SYMBOL_GPL(clk_register_fixed_rate);
Grant Likely015ba402012-04-07 21:39:39 -0500109
Masahiro Yamada0b225e42016-01-06 13:25:10 +0900110void clk_unregister_fixed_rate(struct clk *clk)
111{
112 struct clk_hw *hw;
113
114 hw = __clk_get_hw(clk);
115 if (!hw)
116 return;
117
118 clk_unregister(clk);
119 kfree(to_clk_fixed_rate(hw));
120}
121EXPORT_SYMBOL_GPL(clk_unregister_fixed_rate);
122
Masahiro Yamada52445632016-05-22 14:33:35 +0900123void clk_hw_unregister_fixed_rate(struct clk_hw *hw)
124{
125 struct clk_fixed_rate *fixed;
126
127 fixed = to_clk_fixed_rate(hw);
128
129 clk_hw_unregister(hw);
130 kfree(fixed);
131}
132EXPORT_SYMBOL_GPL(clk_hw_unregister_fixed_rate);
133
Grant Likely015ba402012-04-07 21:39:39 -0500134#ifdef CONFIG_OF
Stephen Boyd34e01832019-08-30 08:09:13 -0700135static struct clk_hw *_of_fixed_clk_setup(struct device_node *node)
Grant Likely015ba402012-04-07 21:39:39 -0500136{
Stephen Boyd34e01832019-08-30 08:09:13 -0700137 struct clk_hw *hw;
Grant Likely015ba402012-04-07 21:39:39 -0500138 const char *clk_name = node->name;
139 u32 rate;
Boris BREZILLON0903ea62013-12-21 10:34:48 +0100140 u32 accuracy = 0;
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200141 int ret;
Grant Likely015ba402012-04-07 21:39:39 -0500142
143 if (of_property_read_u32(node, "clock-frequency", &rate))
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200144 return ERR_PTR(-EIO);
Grant Likely015ba402012-04-07 21:39:39 -0500145
Boris BREZILLON0903ea62013-12-21 10:34:48 +0100146 of_property_read_u32(node, "clock-accuracy", &accuracy);
147
Grant Likely015ba402012-04-07 21:39:39 -0500148 of_property_read_string(node, "clock-output-names", &clk_name);
149
Stephen Boyd34e01832019-08-30 08:09:13 -0700150 hw = clk_hw_register_fixed_rate_with_accuracy(NULL, clk_name, NULL,
Stephen Boydd3781a72016-03-01 11:00:12 -0800151 0, rate, accuracy);
Stephen Boyd34e01832019-08-30 08:09:13 -0700152 if (IS_ERR(hw))
153 return hw;
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200154
Stephen Boyd34e01832019-08-30 08:09:13 -0700155 ret = of_clk_add_hw_provider(node, of_clk_hw_simple_get, hw);
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200156 if (ret) {
Stephen Boyd34e01832019-08-30 08:09:13 -0700157 clk_hw_unregister_fixed_rate(hw);
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200158 return ERR_PTR(ret);
159 }
160
Stephen Boyd34e01832019-08-30 08:09:13 -0700161 return hw;
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200162}
163
164/**
165 * of_fixed_clk_setup() - Setup function for simple fixed rate clock
166 */
Stephen Boydd336e9a2016-08-12 18:50:23 -0700167void __init of_fixed_clk_setup(struct device_node *node)
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200168{
169 _of_fixed_clk_setup(node);
Grant Likely015ba402012-04-07 21:39:39 -0500170}
Prashant Gaikwadf2f6c252013-01-04 12:30:52 +0530171CLK_OF_DECLARE(fixed_clk, "fixed-clock", of_fixed_clk_setup);
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200172
173static int of_fixed_clk_remove(struct platform_device *pdev)
174{
Stephen Boyd34e01832019-08-30 08:09:13 -0700175 struct clk_hw *hw = platform_get_drvdata(pdev);
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200176
Alan Tull52091c22018-10-18 14:54:11 -0500177 of_clk_del_provider(pdev->dev.of_node);
Stephen Boyd34e01832019-08-30 08:09:13 -0700178 clk_hw_unregister_fixed_rate(hw);
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200179
180 return 0;
181}
182
183static int of_fixed_clk_probe(struct platform_device *pdev)
184{
Stephen Boyd34e01832019-08-30 08:09:13 -0700185 struct clk_hw *hw;
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200186
187 /*
188 * This function is not executed when of_fixed_clk_setup
189 * succeeded.
190 */
Stephen Boyd34e01832019-08-30 08:09:13 -0700191 hw = _of_fixed_clk_setup(pdev->dev.of_node);
192 if (IS_ERR(hw))
193 return PTR_ERR(hw);
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200194
Stephen Boyd34e01832019-08-30 08:09:13 -0700195 platform_set_drvdata(pdev, hw);
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200196
197 return 0;
198}
199
200static const struct of_device_id of_fixed_clk_ids[] = {
201 { .compatible = "fixed-clock" },
202 { }
203};
Ricardo Ribalda Delgado435779f2016-07-05 18:23:34 +0200204
205static struct platform_driver of_fixed_clk_driver = {
206 .driver = {
207 .name = "of_fixed_clk",
208 .of_match_table = of_fixed_clk_ids,
209 },
210 .probe = of_fixed_clk_probe,
211 .remove = of_fixed_clk_remove,
212};
213builtin_platform_driver(of_fixed_clk_driver);
Grant Likely015ba402012-04-07 21:39:39 -0500214#endif