Gitiles
Code Review Sign In
review.shift-gmbh.com / SHIFTPHONES / mainline / linux / 25d6463e48ea41149c88dc40648a888699e77158 / . / arch / mips / boot / dts / brcm / bcm7435.dtsi
blob: adb33e3550430de99adb3b2e2c211310fabc65a9 [file] [log] [blame]
Florian Fainellie4c7d002015-05-04 18:10:56 -0700[diff] [blame]1/ {
2 #address-cells = <1>;
3 #size-cells = <1>;
4 compatible = "brcm,bcm7435";
5
6 cpus {
7 #address-cells = <1>;
8 #size-cells = <0>;
9
10 mips-hpt-frequency = <163125000>;
11
12 cpu@0 {
13 compatible = "brcm,bmips5200";
14 device_type = "cpu";
15 reg = <0>;
16 };
17
18 cpu@1 {
19 compatible = "brcm,bmips5200";
20 device_type = "cpu";
21 reg = <1>;
22 };
23
24 cpu@2 {
25 compatible = "brcm,bmips5200";
26 device_type = "cpu";
27 reg = <2>;
28 };
29
30 cpu@3 {
31 compatible = "brcm,bmips5200";
32 device_type = "cpu";
33 reg = <3>;
34 };
35 };
36
37 aliases {
38 uart0 = &uart0;
39 };
40
41 cpu_intc: cpu_intc {
42 #address-cells = <0>;
43 compatible = "mti,cpu-interrupt-controller";
44
45 interrupt-controller;
46 #interrupt-cells = <1>;
47 };
48
49 clocks {
50 uart_clk: uart_clk {
51 compatible = "fixed-clock";
52 #clock-cells = <0>;
53 clock-frequency = <81000000>;
54 };
55 };
56
57 rdb {
58 #address-cells = <1>;
59 #size-cells = <1>;
60
61 compatible = "simple-bus";
62 ranges = <0 0x10000000 0x01000000>;
63
64 periph_intc: periph_intc@41b500 {
65 compatible = "brcm,bcm7038-l1-intc";
66 reg = <0x41b500 0x40>, <0x41b600 0x40>;
67
68 interrupt-controller;
69 #interrupt-cells = <1>;
70
71 interrupt-parent = <&cpu_intc>;
72 interrupts = <2>, <3>;
73 };
74
75 sun_l2_intc: sun_l2_intc@403000 {
76 compatible = "brcm,l2-intc";
77 reg = <0x403000 0x30>;
78 interrupt-controller;
79 #interrupt-cells = <1>;
80 interrupt-parent = <&periph_intc>;
81 interrupts = <52>;
82 };
83
84 gisb-arb@400000 {
85 compatible = "brcm,bcm7400-gisb-arb";
86 reg = <0x400000 0xdc>;
87 native-endian;
88 interrupt-parent = <&sun_l2_intc>;
89 interrupts = <0>, <2>;
90 brcm,gisb-arb-master-mask = <0xf77f>;
91 brcm,gisb-arb-master-names = "ssp_0", "cpu_0", "webcpu_0",
92 "pcie_0", "bsp_0",
93 "rdc_0", "raaga_0",
94 "avd_1", "jtag_0",
95 "svd_0", "vice_0",
96 "vice_1", "raaga_1",
97 "scpu";
98 };
99
100 upg_irq0_intc: upg_irq0_intc@406780 {
101 compatible = "brcm,bcm7120-l2-intc";
102 reg = <0x406780 0x8>;
103
104 brcm,int-map-mask = <0x44>;
105 brcm,int-fwd-mask = <0x70000>;
106
107 interrupt-controller;
108 #interrupt-cells = <1>;
109
110 interrupt-parent = <&periph_intc>;
111 interrupts = <60>;
112 };
113
114 sun_top_ctrl: syscon@404000 {
115 compatible = "brcm,bcm7425-sun-top-ctrl", "syscon";
116 reg = <0x404000 0x51c>;
Mark Brown25d64632016-01-26 18:08:06 +0000[diff] [blame^]117 native-endian;
Florian Fainellie4c7d002015-05-04 18:10:56 -0700[diff] [blame]118 };
119
120 reboot {
121 compatible = "brcm,brcmstb-reboot";
122 syscon = <&sun_top_ctrl 0x304 0x308>;
123 };
124
125 uart0: serial@406b00 {
126 compatible = "ns16550a";
127 reg = <0x406b00 0x20>;
128 reg-io-width = <0x4>;
129 reg-shift = <0x2>;
130 interrupt-parent = <&periph_intc>;
131 interrupts = <66>;
132 clocks = <&uart_clk>;
133 status = "disabled";
134 };
135
136 enet0: ethernet@b80000 {
137 phy-mode = "internal";
138 phy-handle = <&phy1>;
139 mac-address = [ 00 10 18 36 23 1a ];
140 compatible = "brcm,genet-v3";
141 #address-cells = <0x1>;
142 #size-cells = <0x1>;
143 reg = <0xb80000 0x11c88>;
144 interrupts = <17>, <18>;
145 interrupt-parent = <&periph_intc>;
146 status = "disabled";
147
148 mdio@e14 {
149 compatible = "brcm,genet-mdio-v3";
150 #address-cells = <0x1>;
151 #size-cells = <0x0>;
152 reg = <0xe14 0x8>;
153
154 phy1: ethernet-phy@1 {
155 max-speed = <100>;
156 reg = <0x1>;
157 compatible = "brcm,40nm-ephy",
158 "ethernet-phy-ieee802.3-c22";
159 };
160 };
161 };
162
163 ehci0: usb@480300 {
164 compatible = "brcm,bcm7435-ehci", "generic-ehci";
165 reg = <0x480300 0x100>;
166 native-endian;
167 interrupt-parent = <&periph_intc>;
168 interrupts = <70>;
169 status = "disabled";
170 };
171
172 ohci0: usb@480400 {
173 compatible = "brcm,bcm7435-ohci", "generic-ohci";
174 reg = <0x480400 0x100>;
175 native-endian;
176 no-big-frame-no;
177 interrupt-parent = <&periph_intc>;
178 interrupts = <72>;
179 status = "disabled";
180 };
181
182 ehci1: usb@480500 {
183 compatible = "brcm,bcm7435-ehci", "generic-ehci";
184 reg = <0x480500 0x100>;
185 native-endian;
186 interrupt-parent = <&periph_intc>;
187 interrupts = <71>;
188 status = "disabled";
189 };
190
191 ohci1: usb@480600 {
192 compatible = "brcm,bcm7435-ohci", "generic-ohci";
193 reg = <0x480600 0x100>;
194 native-endian;
195 no-big-frame-no;
196 interrupt-parent = <&periph_intc>;
197 interrupts = <73>;
198 status = "disabled";
199 };
200
201 ehci2: usb@490300 {
202 compatible = "brcm,bcm7435-ehci", "generic-ehci";
203 reg = <0x490300 0x100>;
204 native-endian;
205 interrupt-parent = <&periph_intc>;
206 interrupts = <75>;
207 status = "disabled";
208 };
209
210 ohci2: usb@490400 {
211 compatible = "brcm,bcm7435-ohci", "generic-ohci";
212 reg = <0x490400 0x100>;
213 native-endian;
214 no-big-frame-no;
215 interrupt-parent = <&periph_intc>;
216 interrupts = <77>;
217 status = "disabled";
218 };
219
220 ehci3: usb@490500 {
221 compatible = "brcm,bcm7435-ehci", "generic-ehci";
222 reg = <0x490500 0x100>;
223 native-endian;
224 interrupt-parent = <&periph_intc>;
225 interrupts = <76>;
226 status = "disabled";
227 };
228
229 ohci3: usb@490600 {
230 compatible = "brcm,bcm7435-ohci", "generic-ohci";
231 reg = <0x490600 0x100>;
232 native-endian;
233 no-big-frame-no;
234 interrupt-parent = <&periph_intc>;
235 interrupts = <78>;
236 status = "disabled";
237 };
238 };
239};