blob: e4c53d185b622f75b07c4bd1ef9198a99ac37076 [file] [log] [blame]
Thomas Gleixner2874c5f2019-05-27 08:55:01 +02001// SPDX-License-Identifier: GPL-2.0-or-later
Aurelien Jacquiotec500af2011-10-04 11:06:27 -04002/*
Mark Salterf84f1f42012-07-18 23:49:40 -04003 * Copyright (C) 2011-2012 Texas Instruments Incorporated
Aurelien Jacquiotec500af2011-10-04 11:06:27 -04004 *
5 * This borrows heavily from powerpc version, which is:
6 *
7 * Derived from arch/i386/kernel/irq.c
8 * Copyright (C) 1992 Linus Torvalds
9 * Adapted from arch/i386 by Gary Thomas
10 * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
11 * Updated and modified by Cort Dougan <cort@fsmlabs.com>
12 * Copyright (C) 1996-2001 Cort Dougan
13 * Adapted for Power Macintosh by Paul Mackerras
14 * Copyright (C) 1996 Paul Mackerras (paulus@cs.anu.edu.au)
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040015 */
16#include <linux/slab.h>
17#include <linux/seq_file.h>
18#include <linux/radix-tree.h>
19#include <linux/module.h>
20#include <linux/of.h>
21#include <linux/of_irq.h>
22#include <linux/interrupt.h>
23#include <linux/kernel_stat.h>
24
25#include <asm/megamod-pic.h>
David Howells6a846f32012-03-28 18:30:02 +010026#include <asm/special_insns.h>
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040027
28unsigned long irq_err_count;
29
30static DEFINE_RAW_SPINLOCK(core_irq_lock);
31
32static void mask_core_irq(struct irq_data *data)
33{
Mark Salterf84f1f42012-07-18 23:49:40 -040034 unsigned int prio = data->hwirq;
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040035
36 raw_spin_lock(&core_irq_lock);
37 and_creg(IER, ~(1 << prio));
38 raw_spin_unlock(&core_irq_lock);
39}
40
41static void unmask_core_irq(struct irq_data *data)
42{
Mark Salterf84f1f42012-07-18 23:49:40 -040043 unsigned int prio = data->hwirq;
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040044
45 raw_spin_lock(&core_irq_lock);
46 or_creg(IER, 1 << prio);
47 raw_spin_unlock(&core_irq_lock);
48}
49
50static struct irq_chip core_chip = {
51 .name = "core",
52 .irq_mask = mask_core_irq,
53 .irq_unmask = unmask_core_irq,
54};
55
Mark Salterf84f1f42012-07-18 23:49:40 -040056static int prio_to_virq[NR_PRIORITY_IRQS];
57
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040058asmlinkage void c6x_do_IRQ(unsigned int prio, struct pt_regs *regs)
59{
60 struct pt_regs *old_regs = set_irq_regs(regs);
61
62 irq_enter();
63
Mark Salterf84f1f42012-07-18 23:49:40 -040064 generic_handle_irq(prio_to_virq[prio]);
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040065
66 irq_exit();
67
68 set_irq_regs(old_regs);
69}
70
Mark Salter0bd761e2012-01-26 09:26:21 -050071static struct irq_domain *core_domain;
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040072
Mark Salter0bd761e2012-01-26 09:26:21 -050073static int core_domain_map(struct irq_domain *h, unsigned int virq,
74 irq_hw_number_t hw)
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040075{
76 if (hw < 4 || hw >= NR_PRIORITY_IRQS)
77 return -EINVAL;
78
Mark Salterf84f1f42012-07-18 23:49:40 -040079 prio_to_virq[hw] = virq;
80
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040081 irq_set_status_flags(virq, IRQ_LEVEL);
82 irq_set_chip_and_handler(virq, &core_chip, handle_level_irq);
83 return 0;
84}
85
Grant Likely15a25982012-01-26 12:25:18 -070086static const struct irq_domain_ops core_domain_ops = {
Mark Salter0bd761e2012-01-26 09:26:21 -050087 .map = core_domain_map,
Grant Likelyc1e572e2012-01-26 08:40:09 -070088 .xlate = irq_domain_xlate_onecell,
Aurelien Jacquiotec500af2011-10-04 11:06:27 -040089};
90
91void __init init_IRQ(void)
92{
93 struct device_node *np;
94
95 /* Mask all priority IRQs */
96 and_creg(IER, ~0xfff0);
97
98 np = of_find_compatible_node(NULL, NULL, "ti,c64x+core-pic");
99 if (np != NULL) {
100 /* create the core host */
Mark Salterf84f1f42012-07-18 23:49:40 -0400101 core_domain = irq_domain_add_linear(np, NR_PRIORITY_IRQS,
102 &core_domain_ops, NULL);
Mark Salter0bd761e2012-01-26 09:26:21 -0500103 if (core_domain)
104 irq_set_default_host(core_domain);
Aurelien Jacquiotec500af2011-10-04 11:06:27 -0400105 of_node_put(np);
106 }
107
108 printk(KERN_INFO "Core interrupt controller initialized\n");
109
110 /* now we're ready for other SoC controllers */
111 megamod_pic_init();
112
113 /* Clear all general IRQ flags */
114 set_creg(ICR, 0xfff0);
115}
116
117void ack_bad_irq(int irq)
118{
119 printk(KERN_ERR "IRQ: spurious interrupt %d\n", irq);
120 irq_err_count++;
121}
122
123int arch_show_interrupts(struct seq_file *p, int prec)
124{
125 seq_printf(p, "%*s: %10lu\n", prec, "Err", irq_err_count);
126 return 0;
127}