blob: b04e66a52de5dfc4ca66a3efc5339e4986275033 [file] [log] [blame]
Kunihiko Hayashi4dcd5c22018-08-01 16:29:11 +09001Socionext UniPhier SPI controller driver
2
3UniPhier SoCs have SCSSI which supports SPI single channel.
4
5Required properties:
6 - compatible: should be "socionext,uniphier-scssi"
7 - reg: address and length of the spi master registers
Keiji Hayashibara3511ba72018-10-24 18:34:29 +09008 - interrupts: a single interrupt specifier
9 - pinctrl-names: should be "default"
10 - pinctrl-0: pin control state for the default mode
11 - clocks: a phandle to the clock for the device
12 - resets: a phandle to the reset control for the device
Kunihiko Hayashi4dcd5c22018-08-01 16:29:11 +090013
14Example:
15
16spi0: spi@54006000 {
17 compatible = "socionext,uniphier-scssi";
18 reg = <0x54006000 0x100>;
Keiji Hayashibara3511ba72018-10-24 18:34:29 +090019 interrupts = <0 39 4>;
20 pinctrl-names = "default";
21 pinctrl-0 = <&pinctrl_spi0>;
Kunihiko Hayashi4dcd5c22018-08-01 16:29:11 +090022 clocks = <&peri_clk 11>;
23 resets = <&peri_rst 11>;
24};