blob: f696246f57fdb3734523930610bc650c52872fdb [file] [log] [blame]
Thomas Gleixnerd2912cb2019-06-04 10:11:33 +02001// SPDX-License-Identifier: GPL-2.0-only
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07002/*
3 * DMA Engine test module
4 *
5 * Copyright (C) 2007 Atmel Corporation
Andy Shevchenko851b7e12013-03-04 11:09:30 +02006 * Copyright (C) 2013 Intel Corporation
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07007 */
Dan Williams872f05c2013-11-06 16:29:58 -08008#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
9
Andy Shevchenkoef759e42020-09-07 13:13:06 +030010#include <linux/err.h>
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070011#include <linux/delay.h>
Alexey Dobriyanb7f080c2011-06-16 11:01:34 +000012#include <linux/dma-mapping.h>
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070013#include <linux/dmaengine.h>
Guennadi Liakhovetski981ed702011-08-18 16:50:51 +020014#include <linux/freezer.h>
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070015#include <linux/init.h>
16#include <linux/kthread.h>
Ingo Molnar0881e7b2017-02-05 15:30:50 +010017#include <linux/sched/task.h>
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070018#include <linux/module.h>
19#include <linux/moduleparam.h>
20#include <linux/random.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090021#include <linux/slab.h>
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070022#include <linux/wait.h>
23
24static unsigned int test_buf_size = 16384;
Andy Shevchenkoa6c268d2013-07-23 18:36:46 +030025module_param(test_buf_size, uint, S_IRUGO | S_IWUSR);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070026MODULE_PARM_DESC(test_buf_size, "Size of the memcpy test buffer");
27
Guennadi Liakhovetskia85159f2013-12-30 14:58:04 +010028static char test_device[32];
Andy Shevchenkoa6c268d2013-07-23 18:36:46 +030029module_param_string(device, test_device, sizeof(test_device),
30 S_IRUGO | S_IWUSR);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070031MODULE_PARM_DESC(device, "Bus ID of the DMA Engine to test (default: any)");
32
33static unsigned int threads_per_chan = 1;
Andy Shevchenkoa6c268d2013-07-23 18:36:46 +030034module_param(threads_per_chan, uint, S_IRUGO | S_IWUSR);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070035MODULE_PARM_DESC(threads_per_chan,
36 "Number of threads to start per channel (default: 1)");
37
38static unsigned int max_channels;
Andy Shevchenkoa6c268d2013-07-23 18:36:46 +030039module_param(max_channels, uint, S_IRUGO | S_IWUSR);
Dan Williams33df8ca2009-01-06 11:38:15 -070040MODULE_PARM_DESC(max_channels,
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070041 "Maximum number of channels to use (default: all)");
42
Nicolas Ferre0a2ff57d2009-07-03 19:26:51 +020043static unsigned int iterations;
Andy Shevchenkoa6c268d2013-07-23 18:36:46 +030044module_param(iterations, uint, S_IRUGO | S_IWUSR);
Nicolas Ferre0a2ff57d2009-07-03 19:26:51 +020045MODULE_PARM_DESC(iterations,
46 "Iterations before stopping test (default: infinite)");
47
Eugeniy Paltsevd8646722016-09-14 20:40:38 +030048static unsigned int dmatest;
Kedareswara rao Appanaa0d4cb42016-06-09 21:10:14 +053049module_param(dmatest, uint, S_IRUGO | S_IWUSR);
50MODULE_PARM_DESC(dmatest,
Dave Jiangc678fa62017-08-21 10:23:13 -070051 "dmatest 0-memcpy 1-memset (default: 0)");
Kedareswara rao Appanaa0d4cb42016-06-09 21:10:14 +053052
Dan Williamsb54d5cb2009-03-25 09:13:25 -070053static unsigned int xor_sources = 3;
Andy Shevchenkoa6c268d2013-07-23 18:36:46 +030054module_param(xor_sources, uint, S_IRUGO | S_IWUSR);
Dan Williamsb54d5cb2009-03-25 09:13:25 -070055MODULE_PARM_DESC(xor_sources,
56 "Number of xor source buffers (default: 3)");
57
Dan Williams58691d62009-08-29 19:09:27 -070058static unsigned int pq_sources = 3;
Andy Shevchenkoa6c268d2013-07-23 18:36:46 +030059module_param(pq_sources, uint, S_IRUGO | S_IWUSR);
Dan Williams58691d62009-08-29 19:09:27 -070060MODULE_PARM_DESC(pq_sources,
61 "Number of p+q source buffers (default: 3)");
62
Viresh Kumard42efe62011-03-22 17:27:25 +053063static int timeout = 3000;
Andy Shevchenko35c5fc02020-04-24 19:11:45 +030064module_param(timeout, int, S_IRUGO | S_IWUSR);
Joe Perches85ee7a12011-04-23 20:38:19 -070065MODULE_PARM_DESC(timeout, "Transfer Timeout in msec (default: 3000), "
Andy Shevchenko85f78ce2020-04-24 19:11:44 +030066 "Pass -1 for infinite timeout");
Viresh Kumard42efe62011-03-22 17:27:25 +053067
Dan Williamse3b9c342013-11-06 16:30:05 -080068static bool noverify;
69module_param(noverify, bool, S_IRUGO | S_IWUSR);
Yang Shunyong2e67a082018-02-02 17:51:09 +080070MODULE_PARM_DESC(noverify, "Disable data verification (default: verify)");
71
72static bool norandom;
73module_param(norandom, bool, 0644);
74MODULE_PARM_DESC(norandom, "Disable random offset setup (default: random)");
Andy Shevchenko74b5c072013-03-04 11:09:32 +020075
Dan Williams50137a72013-11-08 12:26:26 -080076static bool verbose;
77module_param(verbose, bool, S_IRUGO | S_IWUSR);
78MODULE_PARM_DESC(verbose, "Enable \"success\" result messages (default: off)");
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -070079
Seraj Alijana875abf2018-12-10 08:52:37 +000080static int alignment = -1;
81module_param(alignment, int, 0644);
82MODULE_PARM_DESC(alignment, "Custom data address alignment taken as 2^(alignment) (default: not used (-1))");
83
Seraj Alijan13396a12018-12-10 08:52:39 +000084static unsigned int transfer_size;
85module_param(transfer_size, uint, 0644);
86MODULE_PARM_DESC(transfer_size, "Optional custom transfer size in bytes (default: not used (0))");
87
Andy Shevchenko7f2b7222020-04-24 19:11:46 +030088static bool polled;
89module_param(polled, bool, S_IRUGO | S_IWUSR);
90MODULE_PARM_DESC(polled, "Use polling for completion instead of interrupts");
91
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +020092/**
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +020093 * struct dmatest_params - test parameters.
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +020094 * @buf_size: size of the memcpy test buffer
95 * @channel: bus ID of the channel to test
96 * @device: bus ID of the DMA Engine to test
97 * @threads_per_chan: number of threads to start per channel
98 * @max_channels: maximum number of channels to use
99 * @iterations: iterations before stopping test
100 * @xor_sources: number of xor source buffers
101 * @pq_sources: number of p+q source buffers
Andy Shevchenko85f78ce2020-04-24 19:11:44 +0300102 * @timeout: transfer timeout in msec, -1 for infinite timeout
Andy Shevchenko7f2b7222020-04-24 19:11:46 +0300103 * @noverify: disable data verification
104 * @norandom: disable random offset setup
105 * @alignment: custom data address alignment taken as 2^alignment
106 * @transfer_size: custom transfer size in bytes
107 * @polled: use polling for completion instead of interrupts
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200108 */
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200109struct dmatest_params {
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200110 unsigned int buf_size;
111 char channel[20];
Guennadi Liakhovetskia85159f2013-12-30 14:58:04 +0100112 char device[32];
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200113 unsigned int threads_per_chan;
114 unsigned int max_channels;
115 unsigned int iterations;
116 unsigned int xor_sources;
117 unsigned int pq_sources;
Andy Shevchenko85f78ce2020-04-24 19:11:44 +0300118 int timeout;
Dan Williamse3b9c342013-11-06 16:30:05 -0800119 bool noverify;
Yang Shunyong2e67a082018-02-02 17:51:09 +0800120 bool norandom;
Seraj Alijana875abf2018-12-10 08:52:37 +0000121 int alignment;
Seraj Alijan13396a12018-12-10 08:52:39 +0000122 unsigned int transfer_size;
Peter Ujfalusifb9816f2019-07-31 10:14:38 +0300123 bool polled;
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200124};
125
126/**
127 * struct dmatest_info - test information.
128 * @params: test parameters
Andy Shevchenko5332f8b2020-04-24 19:11:47 +0300129 * @channels: channels under test
130 * @nr_channels: number of channels under test
Andy Shevchenko851b7e12013-03-04 11:09:30 +0200131 * @lock: access protection to the fields of this structure
Andy Shevchenko5332f8b2020-04-24 19:11:47 +0300132 * @did_init: module has been initialized completely
Vladimir Murzince65d552020-09-22 14:58:45 +0300133 * @last_error: test has faced configuration issues
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200134 */
Dan Williamsa310d032013-11-06 16:30:01 -0800135static struct dmatest_info {
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200136 /* Test parameters */
137 struct dmatest_params params;
Andy Shevchenko838cc702013-03-04 11:09:28 +0200138
139 /* Internal state */
140 struct list_head channels;
141 unsigned int nr_channels;
Vladimir Murzince65d552020-09-22 14:58:45 +0300142 int last_error;
Andy Shevchenko851b7e12013-03-04 11:09:30 +0200143 struct mutex lock;
Dan Williamsa310d032013-11-06 16:30:01 -0800144 bool did_init;
145} test_info = {
146 .channels = LIST_HEAD_INIT(test_info.channels),
147 .lock = __MUTEX_INITIALIZER(test_info.lock),
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200148};
149
Dan Williamsa310d032013-11-06 16:30:01 -0800150static int dmatest_run_set(const char *val, const struct kernel_param *kp);
151static int dmatest_run_get(char *val, const struct kernel_param *kp);
Luis R. Rodriguez9c278472015-05-27 11:09:38 +0930152static const struct kernel_param_ops run_ops = {
Dan Williamsa310d032013-11-06 16:30:01 -0800153 .set = dmatest_run_set,
154 .get = dmatest_run_get,
155};
156static bool dmatest_run;
157module_param_cb(run, &run_ops, &dmatest_run, S_IRUGO | S_IWUSR);
158MODULE_PARM_DESC(run, "Run the test (default: false)");
159
Seraj Alijand53513d2018-12-10 08:52:31 +0000160static int dmatest_chan_set(const char *val, const struct kernel_param *kp);
161static int dmatest_chan_get(char *val, const struct kernel_param *kp);
162static const struct kernel_param_ops multi_chan_ops = {
163 .set = dmatest_chan_set,
164 .get = dmatest_chan_get,
165};
166
167static char test_channel[20];
168static struct kparam_string newchan_kps = {
169 .string = test_channel,
170 .maxlen = 20,
171};
172module_param_cb(channel, &multi_chan_ops, &newchan_kps, 0644);
173MODULE_PARM_DESC(channel, "Bus ID of the channel to test (default: any)");
174
175static int dmatest_test_list_get(char *val, const struct kernel_param *kp);
176static const struct kernel_param_ops test_list_ops = {
177 .get = dmatest_test_list_get,
178};
179module_param_cb(test_list, &test_list_ops, NULL, 0444);
180MODULE_PARM_DESC(test_list, "Print current test list");
181
Dan Williamsa310d032013-11-06 16:30:01 -0800182/* Maximum amount of mismatched bytes in buffer to print */
183#define MAX_ERROR_COUNT 32
184
185/*
186 * Initialization patterns. All bytes in the source buffer has bit 7
187 * set, all bytes in the destination buffer has bit 7 cleared.
188 *
189 * Bit 6 is set for all bytes which are to be copied by the DMA
190 * engine. Bit 5 is set for all bytes which are to be overwritten by
191 * the DMA engine.
192 *
193 * The remaining bits are the inverse of a counter which increments by
194 * one for each byte address.
195 */
196#define PATTERN_SRC 0x80
197#define PATTERN_DST 0x00
198#define PATTERN_COPY 0x40
199#define PATTERN_OVERWRITE 0x20
200#define PATTERN_COUNT_MASK 0x1f
Sinan Kaya61b5f542017-06-29 22:30:58 -0400201#define PATTERN_MEMSET_IDX 0x01
Dan Williamsa310d032013-11-06 16:30:01 -0800202
Seraj Alijan6138f962018-12-10 08:52:34 +0000203/* Fixed point arithmetic ops */
204#define FIXPT_SHIFT 8
205#define FIXPNT_MASK 0xFF
206#define FIXPT_TO_INT(a) ((a) >> FIXPT_SHIFT)
207#define INT_TO_FIXPT(a) ((a) << FIXPT_SHIFT)
208#define FIXPT_GET_FRAC(a) ((((a) & FIXPNT_MASK) * 100) >> FIXPT_SHIFT)
209
Adam Wallis6f6a23a2017-11-27 10:45:01 -0500210/* poor man's completion - we want to use wait_event_freezable() on it */
211struct dmatest_done {
212 bool done;
213 wait_queue_head_t *wait;
214};
215
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200216struct dmatest_data {
217 u8 **raw;
218 u8 **aligned;
219 unsigned int cnt;
220 unsigned int off;
221};
222
Dan Williamsa310d032013-11-06 16:30:01 -0800223struct dmatest_thread {
224 struct list_head node;
225 struct dmatest_info *info;
226 struct task_struct *task;
227 struct dma_chan *chan;
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200228 struct dmatest_data src;
229 struct dmatest_data dst;
Dan Williamsa310d032013-11-06 16:30:01 -0800230 enum dma_transaction_type type;
Adam Wallis6f6a23a2017-11-27 10:45:01 -0500231 wait_queue_head_t done_wait;
232 struct dmatest_done test_done;
Dan Williamsa310d032013-11-06 16:30:01 -0800233 bool done;
Seraj Alijand53513d2018-12-10 08:52:31 +0000234 bool pending;
Dan Williamsa310d032013-11-06 16:30:01 -0800235};
236
237struct dmatest_chan {
238 struct list_head node;
239 struct dma_chan *chan;
240 struct list_head threads;
241};
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200242
Dan Williams2d88ce72013-11-06 16:30:09 -0800243static DECLARE_WAIT_QUEUE_HEAD(thread_wait);
244static bool wait;
245
246static bool is_threaded_test_run(struct dmatest_info *info)
247{
248 struct dmatest_chan *dtc;
249
250 list_for_each_entry(dtc, &info->channels, node) {
251 struct dmatest_thread *thread;
252
253 list_for_each_entry(thread, &dtc->threads, node) {
Andy Shevchenkoaa72f1d2020-04-28 14:35:18 +0300254 if (!thread->done && !thread->pending)
Dan Williams2d88ce72013-11-06 16:30:09 -0800255 return true;
256 }
257 }
258
259 return false;
260}
261
Seraj Alijand53513d2018-12-10 08:52:31 +0000262static bool is_threaded_test_pending(struct dmatest_info *info)
263{
264 struct dmatest_chan *dtc;
265
266 list_for_each_entry(dtc, &info->channels, node) {
267 struct dmatest_thread *thread;
268
269 list_for_each_entry(thread, &dtc->threads, node) {
270 if (thread->pending)
271 return true;
272 }
273 }
274
275 return false;
276}
277
Dan Williams2d88ce72013-11-06 16:30:09 -0800278static int dmatest_wait_get(char *val, const struct kernel_param *kp)
279{
280 struct dmatest_info *info = &test_info;
281 struct dmatest_params *params = &info->params;
282
283 if (params->iterations)
284 wait_event(thread_wait, !is_threaded_test_run(info));
285 wait = true;
286 return param_get_bool(val, kp);
287}
288
Luis R. Rodriguez9c278472015-05-27 11:09:38 +0930289static const struct kernel_param_ops wait_ops = {
Dan Williams2d88ce72013-11-06 16:30:09 -0800290 .get = dmatest_wait_get,
291 .set = param_set_bool,
292};
293module_param_cb(wait, &wait_ops, &wait, S_IRUGO);
294MODULE_PARM_DESC(wait, "Wait for tests to complete (default: false)");
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700295
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200296static bool dmatest_match_channel(struct dmatest_params *params,
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200297 struct dma_chan *chan)
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700298{
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200299 if (params->channel[0] == '\0')
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700300 return true;
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200301 return strcmp(dma_chan_name(chan), params->channel) == 0;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700302}
303
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200304static bool dmatest_match_device(struct dmatest_params *params,
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200305 struct dma_device *device)
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700306{
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200307 if (params->device[0] == '\0')
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700308 return true;
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200309 return strcmp(dev_name(device->dev), params->device) == 0;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700310}
311
312static unsigned long dmatest_random(void)
313{
314 unsigned long buf;
315
Dan Williamsbe9fa5a2013-11-06 16:30:03 -0800316 prandom_bytes(&buf, sizeof(buf));
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700317 return buf;
318}
319
Sinan Kaya61b5f542017-06-29 22:30:58 -0400320static inline u8 gen_inv_idx(u8 index, bool is_memset)
321{
322 u8 val = is_memset ? PATTERN_MEMSET_IDX : index;
323
324 return ~val & PATTERN_COUNT_MASK;
325}
326
327static inline u8 gen_src_value(u8 index, bool is_memset)
328{
329 return PATTERN_SRC | gen_inv_idx(index, is_memset);
330}
331
332static inline u8 gen_dst_value(u8 index, bool is_memset)
333{
334 return PATTERN_DST | gen_inv_idx(index, is_memset);
335}
336
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200337static void dmatest_init_srcs(u8 **bufs, unsigned int start, unsigned int len,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400338 unsigned int buf_size, bool is_memset)
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700339{
340 unsigned int i;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700341 u8 *buf;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700342
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700343 for (; (buf = *bufs); bufs++) {
344 for (i = 0; i < start; i++)
Sinan Kaya61b5f542017-06-29 22:30:58 -0400345 buf[i] = gen_src_value(i, is_memset);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700346 for ( ; i < start + len; i++)
Sinan Kaya61b5f542017-06-29 22:30:58 -0400347 buf[i] = gen_src_value(i, is_memset) | PATTERN_COPY;
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200348 for ( ; i < buf_size; i++)
Sinan Kaya61b5f542017-06-29 22:30:58 -0400349 buf[i] = gen_src_value(i, is_memset);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700350 buf++;
351 }
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700352}
353
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200354static void dmatest_init_dsts(u8 **bufs, unsigned int start, unsigned int len,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400355 unsigned int buf_size, bool is_memset)
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700356{
357 unsigned int i;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700358 u8 *buf;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700359
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700360 for (; (buf = *bufs); bufs++) {
361 for (i = 0; i < start; i++)
Sinan Kaya61b5f542017-06-29 22:30:58 -0400362 buf[i] = gen_dst_value(i, is_memset);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700363 for ( ; i < start + len; i++)
Sinan Kaya61b5f542017-06-29 22:30:58 -0400364 buf[i] = gen_dst_value(i, is_memset) |
365 PATTERN_OVERWRITE;
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200366 for ( ; i < buf_size; i++)
Sinan Kaya61b5f542017-06-29 22:30:58 -0400367 buf[i] = gen_dst_value(i, is_memset);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700368 }
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700369}
370
Dan Williams7b610172013-11-06 16:29:57 -0800371static void dmatest_mismatch(u8 actual, u8 pattern, unsigned int index,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400372 unsigned int counter, bool is_srcbuf, bool is_memset)
Dan Williams7b610172013-11-06 16:29:57 -0800373{
374 u8 diff = actual ^ pattern;
Sinan Kaya61b5f542017-06-29 22:30:58 -0400375 u8 expected = pattern | gen_inv_idx(counter, is_memset);
Dan Williams7b610172013-11-06 16:29:57 -0800376 const char *thread_name = current->comm;
377
378 if (is_srcbuf)
379 pr_warn("%s: srcbuf[0x%x] overwritten! Expected %02x, got %02x\n",
380 thread_name, index, expected, actual);
381 else if ((pattern & PATTERN_COPY)
382 && (diff & (PATTERN_COPY | PATTERN_OVERWRITE)))
383 pr_warn("%s: dstbuf[0x%x] not copied! Expected %02x, got %02x\n",
384 thread_name, index, expected, actual);
385 else if (diff & PATTERN_SRC)
386 pr_warn("%s: dstbuf[0x%x] was copied! Expected %02x, got %02x\n",
387 thread_name, index, expected, actual);
388 else
389 pr_warn("%s: dstbuf[0x%x] mismatch! Expected %02x, got %02x\n",
390 thread_name, index, expected, actual);
391}
392
393static unsigned int dmatest_verify(u8 **bufs, unsigned int start,
394 unsigned int end, unsigned int counter, u8 pattern,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400395 bool is_srcbuf, bool is_memset)
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700396{
397 unsigned int i;
398 unsigned int error_count = 0;
399 u8 actual;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700400 u8 expected;
401 u8 *buf;
402 unsigned int counter_orig = counter;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700403
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700404 for (; (buf = *bufs); bufs++) {
405 counter = counter_orig;
406 for (i = start; i < end; i++) {
407 actual = buf[i];
Sinan Kaya61b5f542017-06-29 22:30:58 -0400408 expected = pattern | gen_inv_idx(counter, is_memset);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700409 if (actual != expected) {
Dan Williams7b610172013-11-06 16:29:57 -0800410 if (error_count < MAX_ERROR_COUNT)
411 dmatest_mismatch(actual, pattern, i,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400412 counter, is_srcbuf,
413 is_memset);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700414 error_count++;
415 }
416 counter++;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700417 }
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700418 }
419
Andy Shevchenko74b5c072013-03-04 11:09:32 +0200420 if (error_count > MAX_ERROR_COUNT)
Dan Williams7b610172013-11-06 16:29:57 -0800421 pr_warn("%s: %u errors suppressed\n",
Andy Shevchenko74b5c072013-03-04 11:09:32 +0200422 current->comm, error_count - MAX_ERROR_COUNT);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700423
424 return error_count;
425}
426
Tejun Heoadfa5432011-11-23 09:28:16 -0800427
428static void dmatest_callback(void *arg)
Dan Williamse44e0aa2009-03-25 09:13:25 -0700429{
Tejun Heoadfa5432011-11-23 09:28:16 -0800430 struct dmatest_done *done = arg;
Adam Wallis6f6a23a2017-11-27 10:45:01 -0500431 struct dmatest_thread *thread =
Yang Shunyong66b3bd22018-01-29 14:40:11 +0800432 container_of(done, struct dmatest_thread, test_done);
Adam Wallis6f6a23a2017-11-27 10:45:01 -0500433 if (!thread->done) {
434 done->done = true;
435 wake_up_all(done->wait);
436 } else {
437 /*
438 * If thread->done, it means that this callback occurred
439 * after the parent thread has cleaned up. This can
440 * happen in the case that driver doesn't implement
441 * the terminate_all() functionality and a dma operation
442 * did not occur within the timeout period
443 */
444 WARN(1, "dmatest: Kernel memory may be corrupted!!\n");
445 }
Dan Williamse44e0aa2009-03-25 09:13:25 -0700446}
447
Akinobu Mita8be9e32b2012-10-28 00:49:32 +0900448static unsigned int min_odd(unsigned int x, unsigned int y)
449{
450 unsigned int val = min(x, y);
451
452 return val % 2 ? val : val - 1;
453}
454
Dan Williams872f05c2013-11-06 16:29:58 -0800455static void result(const char *err, unsigned int n, unsigned int src_off,
456 unsigned int dst_off, unsigned int len, unsigned long data)
Andy Shevchenkod86b2f22013-03-04 11:09:34 +0200457{
Andy Shevchenkoef759e42020-09-07 13:13:06 +0300458 if (IS_ERR_VALUE(data)) {
459 pr_info("%s: result #%u: '%s' with src_off=0x%x dst_off=0x%x len=0x%x (%ld)\n",
460 current->comm, n, err, src_off, dst_off, len, data);
461 } else {
462 pr_info("%s: result #%u: '%s' with src_off=0x%x dst_off=0x%x len=0x%x (%lu)\n",
463 current->comm, n, err, src_off, dst_off, len, data);
464 }
Andy Shevchenkod86b2f22013-03-04 11:09:34 +0200465}
466
Dan Williams872f05c2013-11-06 16:29:58 -0800467static void dbg_result(const char *err, unsigned int n, unsigned int src_off,
468 unsigned int dst_off, unsigned int len,
469 unsigned long data)
Andy Shevchenko95019c82013-03-04 11:09:33 +0200470{
Jerome Blin2acec152014-03-04 10:38:55 +0100471 pr_debug("%s: result #%u: '%s' with src_off=0x%x dst_off=0x%x len=0x%x (%lu)\n",
Andy Shevchenkoa835bb82014-10-22 16:16:42 +0300472 current->comm, n, err, src_off, dst_off, len, data);
Andy Shevchenko95019c82013-03-04 11:09:33 +0200473}
474
Andy Shevchenkoa835bb82014-10-22 16:16:42 +0300475#define verbose_result(err, n, src_off, dst_off, len, data) ({ \
476 if (verbose) \
477 result(err, n, src_off, dst_off, len, data); \
478 else \
479 dbg_result(err, n, src_off, dst_off, len, data);\
Dan Williams50137a72013-11-08 12:26:26 -0800480})
481
Dan Williams86727442013-11-06 16:30:07 -0800482static unsigned long long dmatest_persec(s64 runtime, unsigned int val)
Andy Shevchenko95019c82013-03-04 11:09:33 +0200483{
Dan Williams86727442013-11-06 16:30:07 -0800484 unsigned long long per_sec = 1000000;
Andy Shevchenko95019c82013-03-04 11:09:33 +0200485
Dan Williams86727442013-11-06 16:30:07 -0800486 if (runtime <= 0)
487 return 0;
Andy Shevchenko95019c82013-03-04 11:09:33 +0200488
Dan Williams86727442013-11-06 16:30:07 -0800489 /* drop precision until runtime is 32-bits */
490 while (runtime > UINT_MAX) {
491 runtime >>= 1;
492 per_sec <<= 1;
493 }
Andy Shevchenko95019c82013-03-04 11:09:33 +0200494
Dan Williams86727442013-11-06 16:30:07 -0800495 per_sec *= val;
Seraj Alijan6138f962018-12-10 08:52:34 +0000496 per_sec = INT_TO_FIXPT(per_sec);
Dan Williams86727442013-11-06 16:30:07 -0800497 do_div(per_sec, runtime);
Seraj Alijan6138f962018-12-10 08:52:34 +0000498
Dan Williams86727442013-11-06 16:30:07 -0800499 return per_sec;
Andy Shevchenko95019c82013-03-04 11:09:33 +0200500}
501
Dan Williams86727442013-11-06 16:30:07 -0800502static unsigned long long dmatest_KBs(s64 runtime, unsigned long long len)
Andy Shevchenkod86b2f22013-03-04 11:09:34 +0200503{
Seraj Alijan6138f962018-12-10 08:52:34 +0000504 return FIXPT_TO_INT(dmatest_persec(runtime, len >> 10));
Andy Shevchenko95019c82013-03-04 11:09:33 +0200505}
506
Alexandru Ardelean3b6679f2019-02-12 17:11:39 +0200507static void __dmatest_free_test_data(struct dmatest_data *d, unsigned int cnt)
508{
509 unsigned int i;
510
511 for (i = 0; i < cnt; i++)
512 kfree(d->raw[i]);
513
514 kfree(d->aligned);
515 kfree(d->raw);
516}
517
518static void dmatest_free_test_data(struct dmatest_data *d)
519{
520 __dmatest_free_test_data(d, d->cnt);
521}
522
523static int dmatest_alloc_test_data(struct dmatest_data *d,
524 unsigned int buf_size, u8 align)
525{
526 unsigned int i = 0;
527
528 d->raw = kcalloc(d->cnt + 1, sizeof(u8 *), GFP_KERNEL);
529 if (!d->raw)
530 return -ENOMEM;
531
532 d->aligned = kcalloc(d->cnt + 1, sizeof(u8 *), GFP_KERNEL);
533 if (!d->aligned)
534 goto err;
535
536 for (i = 0; i < d->cnt; i++) {
537 d->raw[i] = kmalloc(buf_size + align, GFP_KERNEL);
538 if (!d->raw[i])
539 goto err;
540
541 /* align to alignment restriction */
542 if (align)
543 d->aligned[i] = PTR_ALIGN(d->raw[i], align);
544 else
545 d->aligned[i] = d->raw[i];
546 }
547
548 return 0;
549err:
550 __dmatest_free_test_data(d, i);
551 return -ENOMEM;
552}
553
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700554/*
555 * This function repeatedly tests DMA transfers of various lengths and
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700556 * offsets for a given operation type until it is told to exit by
557 * kthread_stop(). There may be multiple threads running this function
558 * in parallel for a single channel, and there may be multiple channels
559 * being tested in parallel.
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700560 *
561 * Before each test, the source and destination buffer is initialized
562 * with a known pattern. This pattern is different depending on
563 * whether it's in an area which is supposed to be copied or
564 * overwritten, and different in the source and destination buffers.
565 * So if the DMA engine doesn't copy exactly what we tell it to copy,
566 * we'll notice.
567 */
568static int dmatest_func(void *data)
569{
570 struct dmatest_thread *thread = data;
Adam Wallis6f6a23a2017-11-27 10:45:01 -0500571 struct dmatest_done *done = &thread->test_done;
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200572 struct dmatest_info *info;
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200573 struct dmatest_params *params;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700574 struct dma_chan *chan;
Akinobu Mita8be9e32b2012-10-28 00:49:32 +0900575 struct dma_device *dev;
Peter Ujfalusiadc0f942020-12-08 11:04:30 +0200576 struct device *dma_dev;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700577 unsigned int error_count;
578 unsigned int failed_tests = 0;
579 unsigned int total_tests = 0;
580 dma_cookie_t cookie;
581 enum dma_status status;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700582 enum dma_ctrl_flags flags;
Andy Shevchenko945b5af2013-03-04 11:09:26 +0200583 u8 *pq_coefs = NULL;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700584 int ret;
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200585 unsigned int buf_size;
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200586 struct dmatest_data *src;
587 struct dmatest_data *dst;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700588 int i;
Sinan Kayae9405ef2016-09-01 10:02:55 -0400589 ktime_t ktime, start, diff;
Thomas Gleixner8b0e1952016-12-25 12:30:41 +0100590 ktime_t filltime = 0;
591 ktime_t comparetime = 0;
Dan Williams86727442013-11-06 16:30:07 -0800592 s64 runtime = 0;
593 unsigned long long total_len = 0;
Seraj Alijan6138f962018-12-10 08:52:34 +0000594 unsigned long long iops = 0;
Dave Jiangd6481602016-11-29 13:22:20 -0700595 u8 align = 0;
Sinan Kaya61b5f542017-06-29 22:30:58 -0400596 bool is_memset = false;
Laura Abbott72ef08b2018-04-10 18:02:16 -0700597 dma_addr_t *srcs;
598 dma_addr_t *dma_pq;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700599
Tejun Heoadfa5432011-11-23 09:28:16 -0800600 set_freezable();
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700601
602 ret = -ENOMEM;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700603
604 smp_rmb();
Seraj Alijand53513d2018-12-10 08:52:31 +0000605 thread->pending = false;
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200606 info = thread->info;
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200607 params = &info->params;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700608 chan = thread->chan;
Akinobu Mita8be9e32b2012-10-28 00:49:32 +0900609 dev = chan->device;
Peter Ujfalusiadc0f942020-12-08 11:04:30 +0200610 dma_dev = dmaengine_get_dma_device(chan);
611
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200612 src = &thread->src;
613 dst = &thread->dst;
Dave Jiangd6481602016-11-29 13:22:20 -0700614 if (thread->type == DMA_MEMCPY) {
Seraj Alijana875abf2018-12-10 08:52:37 +0000615 align = params->alignment < 0 ? dev->copy_align :
616 params->alignment;
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200617 src->cnt = dst->cnt = 1;
Sinan Kaya61b5f542017-06-29 22:30:58 -0400618 } else if (thread->type == DMA_MEMSET) {
Seraj Alijana875abf2018-12-10 08:52:37 +0000619 align = params->alignment < 0 ? dev->fill_align :
620 params->alignment;
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200621 src->cnt = dst->cnt = 1;
Sinan Kaya61b5f542017-06-29 22:30:58 -0400622 is_memset = true;
Dave Jiangd6481602016-11-29 13:22:20 -0700623 } else if (thread->type == DMA_XOR) {
Akinobu Mita8be9e32b2012-10-28 00:49:32 +0900624 /* force odd to ensure dst = src */
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200625 src->cnt = min_odd(params->xor_sources | 1, dev->max_xor);
626 dst->cnt = 1;
Seraj Alijana875abf2018-12-10 08:52:37 +0000627 align = params->alignment < 0 ? dev->xor_align :
628 params->alignment;
Dan Williams58691d62009-08-29 19:09:27 -0700629 } else if (thread->type == DMA_PQ) {
Akinobu Mita8be9e32b2012-10-28 00:49:32 +0900630 /* force odd to ensure dst = src */
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200631 src->cnt = min_odd(params->pq_sources | 1, dma_maxpq(dev, 0));
632 dst->cnt = 2;
Seraj Alijana875abf2018-12-10 08:52:37 +0000633 align = params->alignment < 0 ? dev->pq_align :
634 params->alignment;
Andy Shevchenko945b5af2013-03-04 11:09:26 +0200635
Dave Jiang31d18252016-11-29 13:22:01 -0700636 pq_coefs = kmalloc(params->pq_sources + 1, GFP_KERNEL);
Andy Shevchenko945b5af2013-03-04 11:09:26 +0200637 if (!pq_coefs)
638 goto err_thread_type;
639
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200640 for (i = 0; i < src->cnt; i++)
Dan Williams58691d62009-08-29 19:09:27 -0700641 pq_coefs[i] = 1;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700642 } else
Andy Shevchenko945b5af2013-03-04 11:09:26 +0200643 goto err_thread_type;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700644
Alexandru Ardelean787d3082018-11-01 18:07:16 +0200645 /* Check if buffer count fits into map count variable (u8) */
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200646 if ((src->cnt + dst->cnt) >= 255) {
Alexandru Ardelean787d3082018-11-01 18:07:16 +0200647 pr_err("too many buffers (%d of 255 supported)\n",
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200648 src->cnt + dst->cnt);
Dan Carpenter3f3c7552018-12-03 17:49:33 +0300649 goto err_free_coefs;
Alexandru Ardelean787d3082018-11-01 18:07:16 +0200650 }
651
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200652 buf_size = params->buf_size;
653 if (1 << align > buf_size) {
Alexandru Ardelean787d3082018-11-01 18:07:16 +0200654 pr_err("%u-byte buffer too small for %d-byte alignment\n",
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200655 buf_size, 1 << align);
Dan Carpenter3f3c7552018-12-03 17:49:33 +0300656 goto err_free_coefs;
Alexandru Ardelean787d3082018-11-01 18:07:16 +0200657 }
658
Alexandru Ardelean3b6679f2019-02-12 17:11:39 +0200659 if (dmatest_alloc_test_data(src, buf_size, align) < 0)
Dan Carpenter3f3c7552018-12-03 17:49:33 +0300660 goto err_free_coefs;
Dave Jiangd6481602016-11-29 13:22:20 -0700661
Alexandru Ardelean3b6679f2019-02-12 17:11:39 +0200662 if (dmatest_alloc_test_data(dst, buf_size, align) < 0)
663 goto err_src;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700664
Dan Williamse44e0aa2009-03-25 09:13:25 -0700665 set_user_nice(current, 10);
666
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200667 srcs = kcalloc(src->cnt, sizeof(dma_addr_t), GFP_KERNEL);
Laura Abbott72ef08b2018-04-10 18:02:16 -0700668 if (!srcs)
Alexandru Ardelean3b6679f2019-02-12 17:11:39 +0200669 goto err_dst;
Laura Abbott72ef08b2018-04-10 18:02:16 -0700670
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200671 dma_pq = kcalloc(dst->cnt, sizeof(dma_addr_t), GFP_KERNEL);
Laura Abbott72ef08b2018-04-10 18:02:16 -0700672 if (!dma_pq)
673 goto err_srcs_array;
674
Ira Snyderb203bd32011-03-03 07:54:53 +0000675 /*
Bartlomiej Zolnierkiewiczd1cab342013-10-18 19:35:21 +0200676 * src and dst buffers are freed by ourselves below
Ira Snyderb203bd32011-03-03 07:54:53 +0000677 */
Peter Ujfalusifb9816f2019-07-31 10:14:38 +0300678 if (params->polled)
679 flags = DMA_CTRL_ACK;
680 else
681 flags = DMA_CTRL_ACK | DMA_PREP_INTERRUPT;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700682
Dan Williams86727442013-11-06 16:30:07 -0800683 ktime = ktime_get();
Andy Shevchenkob9f96022020-04-24 19:11:42 +0300684 while (!(kthread_should_stop() ||
685 (params->iterations && total_tests >= params->iterations))) {
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700686 struct dma_async_tx_descriptor *tx = NULL;
Dan Williams4076e752013-11-06 16:30:10 -0800687 struct dmaengine_unmap_data *um;
Dan Williams4076e752013-11-06 16:30:10 -0800688 dma_addr_t *dsts;
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200689 unsigned int len;
Atsushi Nemotod86be86e2009-01-13 09:22:20 -0700690
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700691 total_tests++;
692
Seraj Alijan13396a12018-12-10 08:52:39 +0000693 if (params->transfer_size) {
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200694 if (params->transfer_size >= buf_size) {
Seraj Alijan13396a12018-12-10 08:52:39 +0000695 pr_err("%u-byte transfer size must be lower than %u-buffer size\n",
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200696 params->transfer_size, buf_size);
Seraj Alijan13396a12018-12-10 08:52:39 +0000697 break;
698 }
699 len = params->transfer_size;
700 } else if (params->norandom) {
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200701 len = buf_size;
Seraj Alijan13396a12018-12-10 08:52:39 +0000702 } else {
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200703 len = dmatest_random() % buf_size + 1;
Seraj Alijan13396a12018-12-10 08:52:39 +0000704 }
Andy Shevchenkoede23a52014-10-22 16:16:43 +0300705
Seraj Alijan13396a12018-12-10 08:52:39 +0000706 /* Do not alter transfer size explicitly defined by user */
707 if (!params->transfer_size) {
708 len = (len >> align) << align;
709 if (!len)
710 len = 1 << align;
711 }
Andy Shevchenkoede23a52014-10-22 16:16:43 +0300712 total_len += len;
713
Yang Shunyong2e67a082018-02-02 17:51:09 +0800714 if (params->norandom) {
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200715 src->off = 0;
716 dst->off = 0;
Dan Williamse3b9c342013-11-06 16:30:05 -0800717 } else {
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200718 src->off = dmatest_random() % (buf_size - len + 1);
719 dst->off = dmatest_random() % (buf_size - len + 1);
Dan Williamse3b9c342013-11-06 16:30:05 -0800720
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200721 src->off = (src->off >> align) << align;
722 dst->off = (dst->off >> align) << align;
Yang Shunyong2e67a082018-02-02 17:51:09 +0800723 }
Dan Williamse3b9c342013-11-06 16:30:05 -0800724
Yang Shunyong2e67a082018-02-02 17:51:09 +0800725 if (!params->noverify) {
726 start = ktime_get();
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200727 dmatest_init_srcs(src->aligned, src->off, len,
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200728 buf_size, is_memset);
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200729 dmatest_init_dsts(dst->aligned, dst->off, len,
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200730 buf_size, is_memset);
Sinan Kayae9405ef2016-09-01 10:02:55 -0400731
732 diff = ktime_sub(ktime_get(), start);
733 filltime = ktime_add(filltime, diff);
Dan Williamse3b9c342013-11-06 16:30:05 -0800734 }
735
Peter Ujfalusiadc0f942020-12-08 11:04:30 +0200736 um = dmaengine_get_unmap_data(dma_dev, src->cnt + dst->cnt,
Dan Williams4076e752013-11-06 16:30:10 -0800737 GFP_KERNEL);
738 if (!um) {
739 failed_tests++;
740 result("unmap data NULL", total_tests,
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200741 src->off, dst->off, len, ret);
Dan Williams4076e752013-11-06 16:30:10 -0800742 continue;
743 }
Dan Williams83544ae2009-09-08 17:42:53 -0700744
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200745 um->len = buf_size;
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200746 for (i = 0; i < src->cnt; i++) {
747 void *buf = src->aligned[i];
Dan Williams4076e752013-11-06 16:30:10 -0800748 struct page *pg = virt_to_page(buf);
Geliang Tangf62e5f62017-04-22 09:18:03 +0800749 unsigned long pg_off = offset_in_page(buf);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700750
Peter Ujfalusiadc0f942020-12-08 11:04:30 +0200751 um->addr[i] = dma_map_page(dma_dev, pg, pg_off,
Dan Williams4076e752013-11-06 16:30:10 -0800752 um->len, DMA_TO_DEVICE);
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200753 srcs[i] = um->addr[i] + src->off;
Peter Ujfalusiadc0f942020-12-08 11:04:30 +0200754 ret = dma_mapping_error(dma_dev, um->addr[i]);
Andy Shevchenkoafde3be2012-12-17 15:59:53 -0800755 if (ret) {
Dan Williams872f05c2013-11-06 16:29:58 -0800756 result("src mapping error", total_tests,
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200757 src->off, dst->off, len, ret);
Andy Shevchenko64543682019-01-30 21:48:44 +0200758 goto error_unmap_continue;
Andy Shevchenkoafde3be2012-12-17 15:59:53 -0800759 }
Dan Williams4076e752013-11-06 16:30:10 -0800760 um->to_cnt++;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700761 }
Atsushi Nemotod86be86e2009-01-13 09:22:20 -0700762 /* map with DMA_BIDIRECTIONAL to force writeback/invalidate */
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200763 dsts = &um->addr[src->cnt];
764 for (i = 0; i < dst->cnt; i++) {
765 void *buf = dst->aligned[i];
Dan Williams4076e752013-11-06 16:30:10 -0800766 struct page *pg = virt_to_page(buf);
Geliang Tangf62e5f62017-04-22 09:18:03 +0800767 unsigned long pg_off = offset_in_page(buf);
Dan Williams4076e752013-11-06 16:30:10 -0800768
Peter Ujfalusiadc0f942020-12-08 11:04:30 +0200769 dsts[i] = dma_map_page(dma_dev, pg, pg_off, um->len,
Dan Williams4076e752013-11-06 16:30:10 -0800770 DMA_BIDIRECTIONAL);
Peter Ujfalusiadc0f942020-12-08 11:04:30 +0200771 ret = dma_mapping_error(dma_dev, dsts[i]);
Andy Shevchenkoafde3be2012-12-17 15:59:53 -0800772 if (ret) {
Dan Williams872f05c2013-11-06 16:29:58 -0800773 result("dst mapping error", total_tests,
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200774 src->off, dst->off, len, ret);
Andy Shevchenko64543682019-01-30 21:48:44 +0200775 goto error_unmap_continue;
Andy Shevchenkoafde3be2012-12-17 15:59:53 -0800776 }
Dan Williams4076e752013-11-06 16:30:10 -0800777 um->bidi_cnt++;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700778 }
Atsushi Nemotod86be86e2009-01-13 09:22:20 -0700779
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700780 if (thread->type == DMA_MEMCPY)
781 tx = dev->device_prep_dma_memcpy(chan,
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200782 dsts[0] + dst->off,
Dan Williams4076e752013-11-06 16:30:10 -0800783 srcs[0], len, flags);
Sinan Kaya61b5f542017-06-29 22:30:58 -0400784 else if (thread->type == DMA_MEMSET)
785 tx = dev->device_prep_dma_memset(chan,
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200786 dsts[0] + dst->off,
787 *(src->aligned[0] + src->off),
Sinan Kaya61b5f542017-06-29 22:30:58 -0400788 len, flags);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700789 else if (thread->type == DMA_XOR)
790 tx = dev->device_prep_dma_xor(chan,
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200791 dsts[0] + dst->off,
792 srcs, src->cnt,
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700793 len, flags);
Dan Williams58691d62009-08-29 19:09:27 -0700794 else if (thread->type == DMA_PQ) {
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200795 for (i = 0; i < dst->cnt; i++)
796 dma_pq[i] = dsts[i] + dst->off;
Dan Williams4076e752013-11-06 16:30:10 -0800797 tx = dev->device_prep_dma_pq(chan, dma_pq, srcs,
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200798 src->cnt, pq_coefs,
Dan Williams58691d62009-08-29 19:09:27 -0700799 len, flags);
800 }
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700801
Atsushi Nemotod86be86e2009-01-13 09:22:20 -0700802 if (!tx) {
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200803 result("prep error", total_tests, src->off,
804 dst->off, len, ret);
Atsushi Nemotod86be86e2009-01-13 09:22:20 -0700805 msleep(100);
Andy Shevchenko64543682019-01-30 21:48:44 +0200806 goto error_unmap_continue;
Atsushi Nemotod86be86e2009-01-13 09:22:20 -0700807 }
Dan Williamse44e0aa2009-03-25 09:13:25 -0700808
Adam Wallis6f6a23a2017-11-27 10:45:01 -0500809 done->done = false;
Peter Ujfalusifb9816f2019-07-31 10:14:38 +0300810 if (!params->polled) {
811 tx->callback = dmatest_callback;
812 tx->callback_param = done;
813 }
Atsushi Nemotod86be86e2009-01-13 09:22:20 -0700814 cookie = tx->tx_submit(tx);
815
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700816 if (dma_submit_error(cookie)) {
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200817 result("submit error", total_tests, src->off,
818 dst->off, len, ret);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700819 msleep(100);
Andy Shevchenko64543682019-01-30 21:48:44 +0200820 goto error_unmap_continue;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700821 }
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700822
Peter Ujfalusifb9816f2019-07-31 10:14:38 +0300823 if (params->polled) {
824 status = dma_sync_wait(chan, cookie);
825 dmaengine_terminate_sync(chan);
826 if (status == DMA_COMPLETE)
827 done->done = true;
828 } else {
829 dma_async_issue_pending(chan);
Guennadi Liakhovetski981ed702011-08-18 16:50:51 +0200830
Peter Ujfalusifb9816f2019-07-31 10:14:38 +0300831 wait_event_freezable_timeout(thread->done_wait,
832 done->done,
833 msecs_to_jiffies(params->timeout));
834
835 status = dma_async_is_tx_complete(chan, cookie, NULL,
836 NULL);
837 }
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700838
Adam Wallis6f6a23a2017-11-27 10:45:01 -0500839 if (!done->done) {
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200840 result("test timed out", total_tests, src->off, dst->off,
Dan Williams872f05c2013-11-06 16:29:58 -0800841 len, 0);
Andy Shevchenko64543682019-01-30 21:48:44 +0200842 goto error_unmap_continue;
Dave Jiang47ec7f092020-05-13 11:47:49 -0700843 } else if (status != DMA_COMPLETE &&
844 !(dma_has_cap(DMA_COMPLETION_NO_ORDER,
845 dev->cap_mask) &&
846 status == DMA_OUT_OF_ORDER)) {
Dan Williams872f05c2013-11-06 16:29:58 -0800847 result(status == DMA_ERROR ?
848 "completion error status" :
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200849 "completion busy status", total_tests, src->off,
850 dst->off, len, ret);
Andy Shevchenko64543682019-01-30 21:48:44 +0200851 goto error_unmap_continue;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700852 }
Dan Williamse44e0aa2009-03-25 09:13:25 -0700853
Andy Shevchenko64543682019-01-30 21:48:44 +0200854 dmaengine_unmap_put(um);
855
Dan Williamse3b9c342013-11-06 16:30:05 -0800856 if (params->noverify) {
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200857 verbose_result("test passed", total_tests, src->off,
858 dst->off, len, 0);
Dan Williamse3b9c342013-11-06 16:30:05 -0800859 continue;
860 }
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700861
Sinan Kayae9405ef2016-09-01 10:02:55 -0400862 start = ktime_get();
Dan Williams872f05c2013-11-06 16:29:58 -0800863 pr_debug("%s: verifying source buffer...\n", current->comm);
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200864 error_count = dmatest_verify(src->aligned, 0, src->off,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400865 0, PATTERN_SRC, true, is_memset);
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200866 error_count += dmatest_verify(src->aligned, src->off,
867 src->off + len, src->off,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400868 PATTERN_SRC | PATTERN_COPY, true, is_memset);
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200869 error_count += dmatest_verify(src->aligned, src->off + len,
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200870 buf_size, src->off + len,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400871 PATTERN_SRC, true, is_memset);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700872
Dan Williams872f05c2013-11-06 16:29:58 -0800873 pr_debug("%s: verifying dest buffer...\n", current->comm);
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200874 error_count += dmatest_verify(dst->aligned, 0, dst->off,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400875 0, PATTERN_DST, false, is_memset);
876
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200877 error_count += dmatest_verify(dst->aligned, dst->off,
878 dst->off + len, src->off,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400879 PATTERN_SRC | PATTERN_COPY, false, is_memset);
880
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200881 error_count += dmatest_verify(dst->aligned, dst->off + len,
Alexandru Ardelean41d00bb2019-02-12 17:11:38 +0200882 buf_size, dst->off + len,
Sinan Kaya61b5f542017-06-29 22:30:58 -0400883 PATTERN_DST, false, is_memset);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700884
Sinan Kayae9405ef2016-09-01 10:02:55 -0400885 diff = ktime_sub(ktime_get(), start);
886 comparetime = ktime_add(comparetime, diff);
887
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700888 if (error_count) {
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200889 result("data error", total_tests, src->off, dst->off,
Dan Williams872f05c2013-11-06 16:29:58 -0800890 len, error_count);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700891 failed_tests++;
892 } else {
Alexandru Ardelean361deb72019-02-12 17:11:37 +0200893 verbose_result("test passed", total_tests, src->off,
894 dst->off, len, 0);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700895 }
Andy Shevchenko64543682019-01-30 21:48:44 +0200896
897 continue;
898
899error_unmap_continue:
900 dmaengine_unmap_put(um);
901 failed_tests++;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700902 }
Sinan Kayae9405ef2016-09-01 10:02:55 -0400903 ktime = ktime_sub(ktime_get(), ktime);
904 ktime = ktime_sub(ktime, comparetime);
905 ktime = ktime_sub(ktime, filltime);
906 runtime = ktime_to_us(ktime);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700907
908 ret = 0;
Laura Abbott72ef08b2018-04-10 18:02:16 -0700909 kfree(dma_pq);
910err_srcs_array:
911 kfree(srcs);
Alexandru Ardelean3b6679f2019-02-12 17:11:39 +0200912err_dst:
913 dmatest_free_test_data(dst);
914err_src:
915 dmatest_free_test_data(src);
Dan Carpenter3f3c7552018-12-03 17:49:33 +0300916err_free_coefs:
Andy Shevchenko945b5af2013-03-04 11:09:26 +0200917 kfree(pq_coefs);
918err_thread_type:
Seraj Alijan6138f962018-12-10 08:52:34 +0000919 iops = dmatest_persec(runtime, total_tests);
920 pr_info("%s: summary %u tests, %u failures %llu.%02llu iops %llu KB/s (%d)\n",
Dan Williams86727442013-11-06 16:30:07 -0800921 current->comm, total_tests, failed_tests,
Seraj Alijan6138f962018-12-10 08:52:34 +0000922 FIXPT_TO_INT(iops), FIXPT_GET_FRAC(iops),
Dan Williams86727442013-11-06 16:30:07 -0800923 dmatest_KBs(runtime, total_len), ret);
Nicolas Ferre0a2ff57d2009-07-03 19:26:51 +0200924
Viresh Kumar9704efa2011-07-29 16:21:57 +0530925 /* terminate all transfers on specified channels */
Adam Wallis6f6a23a2017-11-27 10:45:01 -0500926 if (ret || failed_tests)
Alexandru Ardeleanfbffb6b2018-10-29 11:23:36 +0200927 dmaengine_terminate_sync(chan);
Shiraz Hashim5e034f72012-11-09 15:26:29 +0000928
Andy Shevchenko3e5ccd82013-03-04 11:09:31 +0200929 thread->done = true;
Dan Williams2d88ce72013-11-06 16:30:09 -0800930 wake_up(&thread_wait);
Nicolas Ferre0a2ff57d2009-07-03 19:26:51 +0200931
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700932 return ret;
933}
934
935static void dmatest_cleanup_channel(struct dmatest_chan *dtc)
936{
937 struct dmatest_thread *thread;
938 struct dmatest_thread *_thread;
939 int ret;
940
941 list_for_each_entry_safe(thread, _thread, &dtc->threads, node) {
942 ret = kthread_stop(thread->task);
Dan Williams0adff802013-11-06 16:30:00 -0800943 pr_debug("thread %s exited with status %d\n",
944 thread->task->comm, ret);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700945 list_del(&thread->node);
Dan Williams2d88ce72013-11-06 16:30:09 -0800946 put_task_struct(thread->task);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700947 kfree(thread);
948 }
Viresh Kumar9704efa2011-07-29 16:21:57 +0530949
950 /* terminate all transfers on specified channels */
Alexandru Ardeleanfbffb6b2018-10-29 11:23:36 +0200951 dmaengine_terminate_sync(dtc->chan);
Viresh Kumar9704efa2011-07-29 16:21:57 +0530952
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -0700953 kfree(dtc);
954}
955
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200956static int dmatest_add_threads(struct dmatest_info *info,
957 struct dmatest_chan *dtc, enum dma_transaction_type type)
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700958{
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200959 struct dmatest_params *params = &info->params;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700960 struct dmatest_thread *thread;
961 struct dma_chan *chan = dtc->chan;
962 char *op;
963 unsigned int i;
964
965 if (type == DMA_MEMCPY)
966 op = "copy";
Sinan Kaya61b5f542017-06-29 22:30:58 -0400967 else if (type == DMA_MEMSET)
968 op = "set";
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700969 else if (type == DMA_XOR)
970 op = "xor";
Dan Williams58691d62009-08-29 19:09:27 -0700971 else if (type == DMA_PQ)
972 op = "pq";
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700973 else
974 return -EINVAL;
975
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +0200976 for (i = 0; i < params->threads_per_chan; i++) {
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700977 thread = kzalloc(sizeof(struct dmatest_thread), GFP_KERNEL);
978 if (!thread) {
Dan Williams0adff802013-11-06 16:30:00 -0800979 pr_warn("No memory for %s-%s%u\n",
980 dma_chan_name(chan), op, i);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700981 break;
982 }
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +0200983 thread->info = info;
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700984 thread->chan = dtc->chan;
985 thread->type = type;
Adam Wallis6f6a23a2017-11-27 10:45:01 -0500986 thread->test_done.wait = &thread->done_wait;
987 init_waitqueue_head(&thread->done_wait);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700988 smp_wmb();
Dan Williams2d88ce72013-11-06 16:30:09 -0800989 thread->task = kthread_create(dmatest_func, thread, "%s-%s%u",
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700990 dma_chan_name(chan), op, i);
991 if (IS_ERR(thread->task)) {
Dan Williams2d88ce72013-11-06 16:30:09 -0800992 pr_warn("Failed to create thread %s-%s%u\n",
Dan Williams0adff802013-11-06 16:30:00 -0800993 dma_chan_name(chan), op, i);
Dan Williamsb54d5cb2009-03-25 09:13:25 -0700994 kfree(thread);
995 break;
996 }
997
998 /* srcbuf and dstbuf are allocated by the thread itself */
Dan Williams2d88ce72013-11-06 16:30:09 -0800999 get_task_struct(thread->task);
Dan Williamsb54d5cb2009-03-25 09:13:25 -07001000 list_add_tail(&thread->node, &dtc->threads);
Seraj Alijand53513d2018-12-10 08:52:31 +00001001 thread->pending = true;
Dan Williamsb54d5cb2009-03-25 09:13:25 -07001002 }
1003
1004 return i;
1005}
1006
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001007static int dmatest_add_channel(struct dmatest_info *info,
1008 struct dma_chan *chan)
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001009{
1010 struct dmatest_chan *dtc;
Dan Williamsb54d5cb2009-03-25 09:13:25 -07001011 struct dma_device *dma_dev = chan->device;
1012 unsigned int thread_count = 0;
Kulikov Vasiliyb9033e62010-07-17 19:19:48 +04001013 int cnt;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001014
Andrew Morton6fdb8bd2008-09-19 04:16:23 -07001015 dtc = kmalloc(sizeof(struct dmatest_chan), GFP_KERNEL);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001016 if (!dtc) {
Dan Williams0adff802013-11-06 16:30:00 -08001017 pr_warn("No memory for %s\n", dma_chan_name(chan));
Dan Williams33df8ca2009-01-06 11:38:15 -07001018 return -ENOMEM;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001019 }
1020
1021 dtc->chan = chan;
1022 INIT_LIST_HEAD(&dtc->threads);
1023
Dave Jiang47ec7f092020-05-13 11:47:49 -07001024 if (dma_has_cap(DMA_COMPLETION_NO_ORDER, dma_dev->cap_mask) &&
1025 info->params.polled) {
1026 info->params.polled = false;
1027 pr_warn("DMA_COMPLETION_NO_ORDER, polled disabled\n");
1028 }
1029
Dan Williamsb54d5cb2009-03-25 09:13:25 -07001030 if (dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask)) {
Kedareswara rao Appanaa0d4cb42016-06-09 21:10:14 +05301031 if (dmatest == 0) {
1032 cnt = dmatest_add_threads(info, dtc, DMA_MEMCPY);
1033 thread_count += cnt > 0 ? cnt : 0;
1034 }
Dan Williamsb54d5cb2009-03-25 09:13:25 -07001035 }
Kedareswara rao Appanaa0d4cb42016-06-09 21:10:14 +05301036
Sinan Kaya61b5f542017-06-29 22:30:58 -04001037 if (dma_has_cap(DMA_MEMSET, dma_dev->cap_mask)) {
Kedareswara rao Appanaa0d4cb42016-06-09 21:10:14 +05301038 if (dmatest == 1) {
Dave Jiangc678fa62017-08-21 10:23:13 -07001039 cnt = dmatest_add_threads(info, dtc, DMA_MEMSET);
Kedareswara rao Appanaa0d4cb42016-06-09 21:10:14 +05301040 thread_count += cnt > 0 ? cnt : 0;
1041 }
1042 }
1043
Dan Williamsb54d5cb2009-03-25 09:13:25 -07001044 if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) {
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001045 cnt = dmatest_add_threads(info, dtc, DMA_XOR);
Nicolas Ferref1aef8b2009-07-06 18:19:44 +02001046 thread_count += cnt > 0 ? cnt : 0;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001047 }
Dan Williams58691d62009-08-29 19:09:27 -07001048 if (dma_has_cap(DMA_PQ, dma_dev->cap_mask)) {
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001049 cnt = dmatest_add_threads(info, dtc, DMA_PQ);
Dr. David Alan Gilbertd07a74a2011-08-25 16:13:55 -07001050 thread_count += cnt > 0 ? cnt : 0;
Dan Williams58691d62009-08-29 19:09:27 -07001051 }
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001052
Seraj Alijand53513d2018-12-10 08:52:31 +00001053 pr_info("Added %u threads using %s\n",
Dan Williamsb54d5cb2009-03-25 09:13:25 -07001054 thread_count, dma_chan_name(chan));
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001055
Andy Shevchenko838cc702013-03-04 11:09:28 +02001056 list_add_tail(&dtc->node, &info->channels);
1057 info->nr_channels++;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001058
Dan Williams33df8ca2009-01-06 11:38:15 -07001059 return 0;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001060}
1061
Dan Williams7dd60252009-01-06 11:38:19 -07001062static bool filter(struct dma_chan *chan, void *param)
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001063{
Andy Shevchenkoda75ba22020-09-22 14:58:47 +03001064 return dmatest_match_channel(param, chan) && dmatest_match_device(param, chan->device);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001065}
1066
Dan Williamsa9e55492013-11-06 16:30:02 -08001067static void request_channels(struct dmatest_info *info,
1068 enum dma_transaction_type type)
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001069{
Dan Williams33df8ca2009-01-06 11:38:15 -07001070 dma_cap_mask_t mask;
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001071
Dan Williams33df8ca2009-01-06 11:38:15 -07001072 dma_cap_zero(mask);
Dan Williamsa9e55492013-11-06 16:30:02 -08001073 dma_cap_set(type, mask);
Dan Williams33df8ca2009-01-06 11:38:15 -07001074 for (;;) {
Dan Williamsa9e55492013-11-06 16:30:02 -08001075 struct dmatest_params *params = &info->params;
1076 struct dma_chan *chan;
1077
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +02001078 chan = dma_request_channel(mask, filter, params);
Dan Williams33df8ca2009-01-06 11:38:15 -07001079 if (chan) {
Dan Williamsa9e55492013-11-06 16:30:02 -08001080 if (dmatest_add_channel(info, chan)) {
Dan Williams33df8ca2009-01-06 11:38:15 -07001081 dma_release_channel(chan);
1082 break; /* add_channel failed, punt */
1083 }
1084 } else
1085 break; /* no more channels available */
Andy Shevchenko15b8a8e2013-03-04 11:09:29 +02001086 if (params->max_channels &&
1087 info->nr_channels >= params->max_channels)
Dan Williams33df8ca2009-01-06 11:38:15 -07001088 break; /* we have all we need */
1089 }
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001090}
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001091
Seraj Alijand53513d2018-12-10 08:52:31 +00001092static void add_threaded_test(struct dmatest_info *info)
Andy Shevchenko851b7e12013-03-04 11:09:30 +02001093{
1094 struct dmatest_params *params = &info->params;
Andy Shevchenko851b7e12013-03-04 11:09:30 +02001095
Andy Shevchenko851b7e12013-03-04 11:09:30 +02001096 /* Copy test parameters */
Andy Shevchenkoa6c268d2013-07-23 18:36:46 +03001097 params->buf_size = test_buf_size;
1098 strlcpy(params->channel, strim(test_channel), sizeof(params->channel));
1099 strlcpy(params->device, strim(test_device), sizeof(params->device));
1100 params->threads_per_chan = threads_per_chan;
1101 params->max_channels = max_channels;
1102 params->iterations = iterations;
1103 params->xor_sources = xor_sources;
1104 params->pq_sources = pq_sources;
1105 params->timeout = timeout;
Dan Williamse3b9c342013-11-06 16:30:05 -08001106 params->noverify = noverify;
Yang Shunyong2e67a082018-02-02 17:51:09 +08001107 params->norandom = norandom;
Seraj Alijana875abf2018-12-10 08:52:37 +00001108 params->alignment = alignment;
Seraj Alijan13396a12018-12-10 08:52:39 +00001109 params->transfer_size = transfer_size;
Peter Ujfalusifb9816f2019-07-31 10:14:38 +03001110 params->polled = polled;
Dan Williamsa310d032013-11-06 16:30:01 -08001111
Dan Williamsa9e55492013-11-06 16:30:02 -08001112 request_channels(info, DMA_MEMCPY);
Sinan Kaya61b5f542017-06-29 22:30:58 -04001113 request_channels(info, DMA_MEMSET);
Dan Williamsa9e55492013-11-06 16:30:02 -08001114 request_channels(info, DMA_XOR);
1115 request_channels(info, DMA_PQ);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001116}
1117
Seraj Alijand53513d2018-12-10 08:52:31 +00001118static void run_pending_tests(struct dmatest_info *info)
1119{
1120 struct dmatest_chan *dtc;
1121 unsigned int thread_count = 0;
1122
1123 list_for_each_entry(dtc, &info->channels, node) {
1124 struct dmatest_thread *thread;
1125
1126 thread_count = 0;
1127 list_for_each_entry(thread, &dtc->threads, node) {
1128 wake_up_process(thread->task);
1129 thread_count++;
1130 }
1131 pr_info("Started %u threads using %s\n",
1132 thread_count, dma_chan_name(dtc->chan));
1133 }
1134}
1135
Dan Williamsa310d032013-11-06 16:30:01 -08001136static void stop_threaded_test(struct dmatest_info *info)
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001137{
1138 struct dmatest_chan *dtc, *_dtc;
1139 struct dma_chan *chan;
1140
1141 list_for_each_entry_safe(dtc, _dtc, &info->channels, node) {
1142 list_del(&dtc->node);
1143 chan = dtc->chan;
1144 dmatest_cleanup_channel(dtc);
Dan Williams0adff802013-11-06 16:30:00 -08001145 pr_debug("dropped channel %s\n", dma_chan_name(chan));
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001146 dma_release_channel(chan);
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001147 }
Dan Williams33df8ca2009-01-06 11:38:15 -07001148
Dan Williams7cbd4872009-03-04 16:06:03 -07001149 info->nr_channels = 0;
Dan Williams33df8ca2009-01-06 11:38:15 -07001150}
Andy Shevchenko838cc702013-03-04 11:09:28 +02001151
Seraj Alijand53513d2018-12-10 08:52:31 +00001152static void start_threaded_tests(struct dmatest_info *info)
Dan Williams7cbd4872009-03-04 16:06:03 -07001153{
Dan Williamsa310d032013-11-06 16:30:01 -08001154 /* we might be called early to set run=, defer running until all
1155 * parameters have been evaluated
1156 */
1157 if (!info->did_init)
Dan Williamsa9e55492013-11-06 16:30:02 -08001158 return;
Andy Shevchenko851b7e12013-03-04 11:09:30 +02001159
Seraj Alijand53513d2018-12-10 08:52:31 +00001160 run_pending_tests(info);
Andy Shevchenkobcc567e2013-05-23 14:29:53 +03001161}
1162
Dan Williamsa310d032013-11-06 16:30:01 -08001163static int dmatest_run_get(char *val, const struct kernel_param *kp)
Andy Shevchenkobcc567e2013-05-23 14:29:53 +03001164{
Dan Williamsa310d032013-11-06 16:30:01 -08001165 struct dmatest_info *info = &test_info;
Andy Shevchenko851b7e12013-03-04 11:09:30 +02001166
1167 mutex_lock(&info->lock);
Dan Williamsa310d032013-11-06 16:30:01 -08001168 if (is_threaded_test_run(info)) {
1169 dmatest_run = true;
Andy Shevchenko3e5ccd82013-03-04 11:09:31 +02001170 } else {
Seraj Alijand53513d2018-12-10 08:52:31 +00001171 if (!is_threaded_test_pending(info))
1172 stop_threaded_test(info);
Dan Williamsa310d032013-11-06 16:30:01 -08001173 dmatest_run = false;
Andy Shevchenko3e5ccd82013-03-04 11:09:31 +02001174 }
Dan Williamsa310d032013-11-06 16:30:01 -08001175 mutex_unlock(&info->lock);
1176
1177 return param_get_bool(val, kp);
1178}
1179
1180static int dmatest_run_set(const char *val, const struct kernel_param *kp)
1181{
1182 struct dmatest_info *info = &test_info;
1183 int ret;
1184
1185 mutex_lock(&info->lock);
1186 ret = param_set_bool(val, kp);
1187 if (ret) {
1188 mutex_unlock(&info->lock);
1189 return ret;
Seraj Alijand53513d2018-12-10 08:52:31 +00001190 } else if (dmatest_run) {
Vladimir Murzin6b410302020-04-29 08:15:22 +01001191 if (!is_threaded_test_pending(info)) {
Vladimir Murzince65d552020-09-22 14:58:45 +03001192 /*
1193 * We have nothing to run. This can be due to:
1194 */
1195 ret = info->last_error;
1196 if (ret) {
1197 /* 1) Misconfiguration */
1198 pr_err("Channel misconfigured, can't continue\n");
1199 mutex_unlock(&info->lock);
1200 return ret;
1201 } else {
1202 /* 2) We rely on defaults */
1203 pr_info("No channels configured, continue with any\n");
1204 if (!is_threaded_test_run(info))
1205 stop_threaded_test(info);
1206 add_threaded_test(info);
1207 }
Vladimir Murzin6b410302020-04-29 08:15:22 +01001208 }
1209 start_threaded_tests(info);
Seraj Alijand53513d2018-12-10 08:52:31 +00001210 } else {
1211 stop_threaded_test(info);
Dan Williamsa310d032013-11-06 16:30:01 -08001212 }
1213
Andy Shevchenko851b7e12013-03-04 11:09:30 +02001214 mutex_unlock(&info->lock);
Andy Shevchenko851b7e12013-03-04 11:09:30 +02001215
Dan Williamsa310d032013-11-06 16:30:01 -08001216 return ret;
Andy Shevchenko851b7e12013-03-04 11:09:30 +02001217}
1218
Seraj Alijand53513d2018-12-10 08:52:31 +00001219static int dmatest_chan_set(const char *val, const struct kernel_param *kp)
1220{
1221 struct dmatest_info *info = &test_info;
1222 struct dmatest_chan *dtc;
1223 char chan_reset_val[20];
Vladimir Murzince65d552020-09-22 14:58:45 +03001224 int ret;
Seraj Alijand53513d2018-12-10 08:52:31 +00001225
1226 mutex_lock(&info->lock);
1227 ret = param_set_copystring(val, kp);
1228 if (ret) {
1229 mutex_unlock(&info->lock);
1230 return ret;
1231 }
1232 /*Clear any previously run threads */
1233 if (!is_threaded_test_run(info) && !is_threaded_test_pending(info))
1234 stop_threaded_test(info);
1235 /* Reject channels that are already registered */
1236 if (is_threaded_test_pending(info)) {
1237 list_for_each_entry(dtc, &info->channels, node) {
1238 if (strcmp(dma_chan_name(dtc->chan),
1239 strim(test_channel)) == 0) {
1240 dtc = list_last_entry(&info->channels,
1241 struct dmatest_chan,
1242 node);
1243 strlcpy(chan_reset_val,
1244 dma_chan_name(dtc->chan),
1245 sizeof(chan_reset_val));
1246 ret = -EBUSY;
1247 goto add_chan_err;
1248 }
1249 }
1250 }
1251
1252 add_threaded_test(info);
1253
1254 /* Check if channel was added successfully */
Andy Shevchenkob28de382020-09-22 14:58:46 +03001255 if (!list_empty(&info->channels)) {
Seraj Alijand53513d2018-12-10 08:52:31 +00001256 /*
1257 * if new channel was not successfully added, revert the
1258 * "test_channel" string to the name of the last successfully
1259 * added channel. exception for when users issues empty string
1260 * to channel parameter.
1261 */
Andy Shevchenkob28de382020-09-22 14:58:46 +03001262 dtc = list_last_entry(&info->channels, struct dmatest_chan, node);
Seraj Alijand53513d2018-12-10 08:52:31 +00001263 if ((strcmp(dma_chan_name(dtc->chan), strim(test_channel)) != 0)
1264 && (strcmp("", strim(test_channel)) != 0)) {
1265 ret = -EINVAL;
1266 strlcpy(chan_reset_val, dma_chan_name(dtc->chan),
1267 sizeof(chan_reset_val));
1268 goto add_chan_err;
1269 }
1270
1271 } else {
1272 /* Clear test_channel if no channels were added successfully */
1273 strlcpy(chan_reset_val, "", sizeof(chan_reset_val));
1274 ret = -EBUSY;
1275 goto add_chan_err;
1276 }
1277
Vladimir Murzince65d552020-09-22 14:58:45 +03001278 info->last_error = ret;
Seraj Alijand53513d2018-12-10 08:52:31 +00001279 mutex_unlock(&info->lock);
1280
1281 return ret;
1282
1283add_chan_err:
1284 param_set_copystring(chan_reset_val, kp);
Vladimir Murzince65d552020-09-22 14:58:45 +03001285 info->last_error = ret;
Seraj Alijand53513d2018-12-10 08:52:31 +00001286 mutex_unlock(&info->lock);
1287
1288 return ret;
1289}
1290
1291static int dmatest_chan_get(char *val, const struct kernel_param *kp)
1292{
1293 struct dmatest_info *info = &test_info;
1294
1295 mutex_lock(&info->lock);
1296 if (!is_threaded_test_run(info) && !is_threaded_test_pending(info)) {
1297 stop_threaded_test(info);
1298 strlcpy(test_channel, "", sizeof(test_channel));
1299 }
1300 mutex_unlock(&info->lock);
1301
1302 return param_get_string(val, kp);
1303}
1304
1305static int dmatest_test_list_get(char *val, const struct kernel_param *kp)
1306{
1307 struct dmatest_info *info = &test_info;
1308 struct dmatest_chan *dtc;
1309 unsigned int thread_count = 0;
1310
1311 list_for_each_entry(dtc, &info->channels, node) {
1312 struct dmatest_thread *thread;
1313
1314 thread_count = 0;
1315 list_for_each_entry(thread, &dtc->threads, node) {
1316 thread_count++;
1317 }
1318 pr_info("%u threads using %s\n",
1319 thread_count, dma_chan_name(dtc->chan));
1320 }
1321
1322 return 0;
1323}
1324
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001325static int __init dmatest_init(void)
1326{
1327 struct dmatest_info *info = &test_info;
Dan Williams2d88ce72013-11-06 16:30:09 -08001328 struct dmatest_params *params = &info->params;
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001329
Dan Williamsa310d032013-11-06 16:30:01 -08001330 if (dmatest_run) {
1331 mutex_lock(&info->lock);
Seraj Alijand53513d2018-12-10 08:52:31 +00001332 add_threaded_test(info);
1333 run_pending_tests(info);
Dan Williamsa310d032013-11-06 16:30:01 -08001334 mutex_unlock(&info->lock);
1335 }
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001336
Dan Williams2d88ce72013-11-06 16:30:09 -08001337 if (params->iterations && wait)
1338 wait_event(thread_wait, !is_threaded_test_run(info));
Andy Shevchenko838cc702013-03-04 11:09:28 +02001339
Dan Williamsa310d032013-11-06 16:30:01 -08001340 /* module parameters are stable, inittime tests are started,
1341 * let userspace take over 'run' control
1342 */
1343 info->did_init = true;
Andy Shevchenko95019c82013-03-04 11:09:33 +02001344
Andy Shevchenko851b7e12013-03-04 11:09:30 +02001345 return 0;
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001346}
1347/* when compiled-in wait for drivers to load first */
1348late_initcall(dmatest_init);
1349
1350static void __exit dmatest_exit(void)
1351{
1352 struct dmatest_info *info = &test_info;
1353
Dan Williamsa310d032013-11-06 16:30:01 -08001354 mutex_lock(&info->lock);
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001355 stop_threaded_test(info);
Dan Williamsa310d032013-11-06 16:30:01 -08001356 mutex_unlock(&info->lock);
Andy Shevchenkoe03e93a2013-03-04 11:09:27 +02001357}
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001358module_exit(dmatest_exit);
1359
Jean Delvaree05503e2011-05-18 16:49:24 +02001360MODULE_AUTHOR("Haavard Skinnemoen (Atmel)");
Haavard Skinnemoen4a776f02008-07-08 11:58:45 -07001361MODULE_LICENSE("GPL v2");