blob: 275fd5b201ce6bb3202a601785a6f995a578f21c [file] [log] [blame]
Thomas Gleixnerd2912cb2019-06-04 10:11:33 +02001/* SPDX-License-Identifier: GPL-2.0-only */
Mark Brownb6877a42010-03-03 11:43:38 +00002/*
3 * wm8960.h -- WM8960 Soc Audio driver platform data
Mark Brownb6877a42010-03-03 11:43:38 +00004 */
5
6#ifndef _WM8960_PDATA_H
7#define _WM8960_PDATA_H
8
9#define WM8960_DRES_400R 0
10#define WM8960_DRES_200R 1
11#define WM8960_DRES_600R 2
12#define WM8960_DRES_150R 3
13#define WM8960_DRES_MAX 3
14
15struct wm8960_data {
Mark Brown913d7b42010-03-03 13:47:03 +000016 bool capless; /* Headphone outputs configured in capless mode */
17
Mark Brown37061632012-09-13 11:46:58 +080018 bool shared_lrclk; /* DAC and ADC LRCLKs are wired together */
Shengjiu Wangc9015a12020-06-03 18:26:53 +080019
20 /*
21 * Setup for headphone detection
22 *
23 * hp_cfg[0]: HPSEL[1:0] of R48 (Additional Control 4)
24 * hp_cfg[1]: {HPSWEN:HPSWPOL} of R24 (Additional Control 2).
25 * hp_cfg[2]: {TOCLKSEL:TOEN} of R23 (Additional Control 1).
26 */
27 u32 hp_cfg[3];
28
29 /*
30 * Setup for gpio configuration
31 *
32 * gpio_cfg[0]: ALRCGPIO of R9 (Audio interface)
33 * gpio_cfg[1]: {GPIOPOL:GPIOSEL[2:0]} of R48 (Additional Control 4).
34 */
35 u32 gpio_cfg[2];
Mark Brownb6877a42010-03-03 11:43:38 +000036};
37
38#endif