blob: b4b5b7906c88b0d2e06111068c9e3279e14b07a8 [file] [log] [blame]
Richard Zhao15302802012-07-07 22:56:48 +08001* Freescale i.MX ci13xxx usb controllers
2
3Required properties:
4- compatible: Should be "fsl,imx27-usb"
5- reg: Should contain registers location and length
6- interrupts: Should contain controller interrupt
7
Michael Grzeschik40dcd0e2013-06-13 17:59:56 +03008Recommended properies:
9- phy_type: the type of the phy connected to the core. Should be one
10 of "utmi", "utmi_wide", "ulpi", "serial" or "hsic". Without this
11 property the PORTSC register won't be touched
Sascha Hauer691962d2013-06-13 17:59:57 +030012- dr_mode: One of "host", "peripheral" or "otg". Defaults to "otg"
Michael Grzeschik40dcd0e2013-06-13 17:59:56 +030013
Richard Zhao15302802012-07-07 22:56:48 +080014Optional properties:
15- fsl,usbphy: phandler of usb phy that connects to the only one port
Richard Zhaod142d6b2012-09-12 14:58:05 +030016- fsl,usbmisc: phandler of non-core register device, with one argument
17 that indicate usb controller index
Richard Zhao15302802012-07-07 22:56:48 +080018- vbus-supply: regulator for vbus
Richard Zhaod142d6b2012-09-12 14:58:05 +030019- disable-over-current: disable over current detect
Michael Grzeschika0685332013-03-30 12:54:01 +020020- external-vbus-divider: enables off-chip resistor divider for Vbus
Richard Zhao15302802012-07-07 22:56:48 +080021
22Examples:
23usb@02184000 { /* USB OTG */
24 compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
25 reg = <0x02184000 0x200>;
26 interrupts = <0 43 0x04>;
27 fsl,usbphy = <&usbphy1>;
Richard Zhaod142d6b2012-09-12 14:58:05 +030028 fsl,usbmisc = <&usbmisc 0>;
29 disable-over-current;
Michael Grzeschika0685332013-03-30 12:54:01 +020030 external-vbus-divider;
Richard Zhao15302802012-07-07 22:56:48 +080031};