Blame - drivers/usb/dwc3/Kconfig - SHIFTPHONES/kernel/shift/mainline

blob: 89abc6078703f218b48d4239ac60c0c11a1d71a3 [file] [log] [blame]

Greg Kroah-Hartman	cae8dc3	2019-01-17 09:23:50 +0100	[diff] [blame]	1	# SPDX-License-Identifier: GPL-2.0
				2
Felipe Balbi	72246da	2011-08-19 18:10:58 +0300	[diff] [blame]	3	config USB_DWC3
				4	tristate "DesignWare USB3 DRD Core Support"
Martin Schwidefsky	0244ad0	2013-08-30 09:39:53 +0200	[diff] [blame]	5	depends on (USB \|\| USB_GADGET) && HAS_DMA
Masahiro Yamada	a26a142	2016-07-22 17:23:18 +0900	[diff] [blame]	6	select USB_XHCI_PLATFORM if USB_XHCI_HCD
Felipe Balbi	72246da	2011-08-19 18:10:58 +0300	[diff] [blame]	7	help
				8	Say Y or M here if your system has a Dual Role SuperSpeed
				9	USB controller based on the DesignWare USB3 IP Core.
				10
				11	If you choose to build this driver is a dynamically linked
				12	module, the module will be called dwc3.ko.
				13
				14	if USB_DWC3
				15
Heikki Krogerus	88bc9d1	2015-05-13 15:26:51 +0300	[diff] [blame]	16	config USB_DWC3_ULPI
				17	bool "Register ULPI PHY Interface"
Thierry Reding	5064105	2015-06-12 15:16:21 +0200	[diff] [blame]	18	depends on USB_ULPI_BUS=y \|\| USB_ULPI_BUS=USB_DWC3
Heikki Krogerus	88bc9d1	2015-05-13 15:26:51 +0300	[diff] [blame]	19	help
				20	Select this if you have ULPI type PHY attached to your DWC3
				21	controller.
				22
Vivek Gautam	388e5c5	2013-01-15 16:09:21 +0530	[diff] [blame]	23	choice
				24	bool "DWC3 Mode Selection"
				25	default USB_DWC3_DUAL_ROLE if (USB && USB_GADGET)
				26	default USB_DWC3_HOST if (USB && !USB_GADGET)
				27	default USB_DWC3_GADGET if (!USB && USB_GADGET)
				28
				29	config USB_DWC3_HOST
				30	bool "Host only mode"
Vivek Gautam	1bc0d92	2013-05-14 17:32:16 +0530	[diff] [blame]	31	depends on USB=y \|\| USB=USB_DWC3
Vivek Gautam	388e5c5	2013-01-15 16:09:21 +0530	[diff] [blame]	32	help
				33	Select this when you want to use DWC3 in host mode only,
				34	thereby the gadget feature will be regressed.
				35
				36	config USB_DWC3_GADGET
				37	bool "Gadget only mode"
Vivek Gautam	1bc0d92	2013-05-14 17:32:16 +0530	[diff] [blame]	38	depends on USB_GADGET=y \|\| USB_GADGET=USB_DWC3
Vivek Gautam	388e5c5	2013-01-15 16:09:21 +0530	[diff] [blame]	39	help
				40	Select this when you want to use DWC3 in gadget mode only,
				41	thereby the host feature will be regressed.
				42
				43	config USB_DWC3_DUAL_ROLE
				44	bool "Dual Role mode"
Vivek Gautam	1bc0d92	2013-05-14 17:32:16 +0530	[diff] [blame]	45	depends on ((USB=y \|\| USB=USB_DWC3) && (USB_GADGET=y \|\| USB_GADGET=USB_DWC3))
Roger Quadros	9840354	2017-04-05 13:39:31 +0300	[diff] [blame]	46	depends on (EXTCON=y \|\| EXTCON=USB_DWC3)
Vivek Gautam	388e5c5	2013-01-15 16:09:21 +0530	[diff] [blame]	47	help
				48	This is the default mode of working of DWC3 controller where
				49	both host and gadget features are enabled.
				50
				51	endchoice
				52
Felipe Balbi	1a356db	2013-06-26 15:14:06 +0300	[diff] [blame]	53	comment "Platform Glue Driver Support"
				54
				55	config USB_DWC3_OMAP
				56	tristate "Texas Instruments OMAP5 and similar Platforms"
Marc Gonzalez	6713083	2019-04-24 17:00:57 +0200	[diff] [blame]	57	depends on ARCH_OMAP2PLUS \|\| COMPILE_TEST
				58	depends on EXTCON \|\| !EXTCON
George Cherian	c5a1fbc	2014-05-22 09:31:37 +0530	[diff] [blame]	59	depends on OF
Felipe Balbi	1a356db	2013-06-26 15:14:06 +0300	[diff] [blame]	60	default USB_DWC3
				61	help
				62	Some platforms from Texas Instruments like OMAP5, DRA7xxx and
				63	AM437x use this IP for USB2/3 functionality.
				64
				65	Say 'Y' or 'M' here if you have one such device
				66
				67	config USB_DWC3_EXYNOS
				68	tristate "Samsung Exynos Platform"
Felipe Balbi	ba1773f	2016-09-30 15:01:45 +0300	[diff] [blame]	69	depends on (ARCH_EXYNOS \|\| COMPILE_TEST) && OF
Felipe Balbi	1a356db	2013-06-26 15:14:06 +0300	[diff] [blame]	70	default USB_DWC3
				71	help
				72	Recent Exynos5 SoCs ship with one DesignWare Core USB3 IP inside,
				73	say 'Y' or 'M' if you have one such device.
				74
				75	config USB_DWC3_PCI
				76	tristate "PCIe-based Platforms"
yuan linyu	2c93e79	2017-02-25 19:20:55 +0800	[diff] [blame]	77	depends on USB_PCI && ACPI
Felipe Balbi	1a356db	2013-06-26 15:14:06 +0300	[diff] [blame]	78	default USB_DWC3
				79	help
Thinh Nguyen	3fe314c	2018-06-12 14:26:43 -0700	[diff] [blame]	80	If you're using the DesignWare Core IP with a PCIe (but not HAPS
				81	platform), please say 'Y' or 'M' here.
Felipe Balbi	1a356db	2013-06-26 15:14:06 +0300	[diff] [blame]	82
Thinh Nguyen	3fe314c	2018-06-12 14:26:43 -0700	[diff] [blame]	83	config USB_DWC3_HAPS
				84	tristate "Synopsys PCIe-based HAPS Platforms"
				85	depends on USB_PCI
				86	default USB_DWC3
				87	help
				88	If you're using the DesignWare Core IP with a Synopsys PCIe HAPS
				89	platform, please say 'Y' or 'M' here.
Felipe Balbi	1a356db	2013-06-26 15:14:06 +0300	[diff] [blame]	90
WingMan Kwok	943befc	2013-12-12 12:25:29 -0500	[diff] [blame]	91	config USB_DWC3_KEYSTONE
Roger Quadros	eca6b49	2019-01-10 17:04:30 +0200	[diff] [blame]	92	tristate "Texas Instruments Keystone2/AM654 Platforms"
				93	depends on ARCH_KEYSTONE \|\| ARCH_K3 \|\| COMPILE_TEST
WingMan Kwok	943befc	2013-12-12 12:25:29 -0500	[diff] [blame]	94	default USB_DWC3
				95	help
Roger Quadros	eca6b49	2019-01-10 17:04:30 +0200	[diff] [blame]	96	Support of USB2/3 functionality in TI Keystone2 and AM654 platforms.
WingMan Kwok	943befc	2013-12-12 12:25:29 -0500	[diff] [blame]	97	Say 'Y' or 'M' here if you have one such device
				98
Neil Armstrong	c999933	2019-04-23 10:51:27 +0200	[diff] [blame]	99	config USB_DWC3_MESON_G12A
				100	tristate "Amlogic Meson G12A Platforms"
				101	depends on OF && COMMON_CLK
				102	depends on ARCH_MESON \|\| COMPILE_TEST
				103	default USB_DWC3
				104	select USB_ROLE_SWITCH
				105	help
				106	Support USB2/3 functionality in Amlogic G12A platforms.
				107	Say 'Y' or 'M' if you have one such device.
				108
Felipe Balbi	16adc67	2015-11-18 13:15:20 -0600	[diff] [blame]	109	config USB_DWC3_OF_SIMPLE
				110	tristate "Generic OF Simple Glue Layer"
				111	depends on OF && COMMON_CLK
				112	default USB_DWC3
				113	help
				114	Support USB2/3 functionality in simple SoC integrations.
				115	Currently supports Xilinx and Qualcomm DWC USB3 IP.
				116	Say 'Y' or 'M' if you have one such device.
				117
Peter Griffin	f83fca0	2014-09-05 16:36:30 +0100	[diff] [blame]	118	config USB_DWC3_ST
				119	tristate "STMicroelectronics Platforms"
Felipe Balbi	ba1773f	2016-09-30 15:01:45 +0300	[diff] [blame]	120	depends on (ARCH_STI \|\| COMPILE_TEST) && OF
Peter Griffin	f83fca0	2014-09-05 16:36:30 +0100	[diff] [blame]	121	default USB_DWC3
				122	help
				123	STMicroelectronics SoCs with one DesignWare Core USB3 IP
				124	inside (i.e. STiH407).
				125	Say 'Y' or 'M' if you have one such device.
				126
Manu Gautam	a4333c3	2018-05-09 23:09:20 +0530	[diff] [blame]	127	config USB_DWC3_QCOM
				128	tristate "Qualcomm Platform"
Marc Gonzalez	6713083	2019-04-24 17:00:57 +0200	[diff] [blame]	129	depends on ARCH_QCOM \|\| COMPILE_TEST
				130	depends on EXTCON \|\| !EXTCON
Lee Jones	2bc0235	2019-06-17 13:51:03 +0100	[diff] [blame]	131	depends on (OF \|\| ACPI)
Manu Gautam	a4333c3	2018-05-09 23:09:20 +0530	[diff] [blame]	132	default USB_DWC3
				133	help
				134	Some Qualcomm SoCs use DesignWare Core IP for USB2/3
				135	functionality.
				136	This driver also handles Qscratch wrapper which is needed
				137	for peripheral mode support.
				138	Say 'Y' or 'M' if you have one such device.
				139
Felipe Balbi	72246da	2011-08-19 18:10:58 +0300	[diff] [blame]	140	endif