blob: feb342d026f2e935a3e01515c2dc94852a83ef77 [file] [log] [blame]
Dan Williamsb94d5232015-05-19 22:54:31 -04001/*
2 * libnvdimm - Non-volatile-memory Devices Subsystem
3 *
4 * Copyright(c) 2013-2015 Intel Corporation. All rights reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of version 2 of the GNU General Public License as
8 * published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 * General Public License for more details.
14 */
15#ifndef __LIBNVDIMM_H__
16#define __LIBNVDIMM_H__
Ross Zwisler047fc8a2015-06-25 04:21:02 -040017#include <linux/kernel.h>
Dan Williams62232e452015-06-08 14:27:06 -040018#include <linux/sizes.h>
19#include <linux/types.h>
Dan Williamsfaec6f82017-06-06 11:10:51 -070020#include <linux/uuid.h>
Dave Jiangaa9ad442017-08-23 12:48:26 -070021#include <linux/spinlock.h>
22
23struct badrange_entry {
24 u64 start;
25 u64 length;
26 struct list_head list;
27};
28
29struct badrange {
30 struct list_head list;
31 spinlock_t lock;
32};
Dan Williamse6dfb2d2015-04-25 03:56:17 -040033
34enum {
35 /* when a dimm supports both PMEM and BLK access a label is required */
Dan Williams8f078b32017-05-04 14:01:24 -070036 NDD_ALIASING = 0,
Dan Williams58138822015-06-23 20:08:34 -040037 /* unarmed memory devices may not persist writes */
Dan Williams8f078b32017-05-04 14:01:24 -070038 NDD_UNARMED = 1,
39 /* locked memory devices should not be accessed */
40 NDD_LOCKED = 2,
Dave Jiang7d988092018-12-13 15:36:18 -070041 /* memory under security wipes should not be accessed */
42 NDD_SECURITY_OVERWRITE = 3,
43 /* tracking whether or not there is a pending device reference */
44 NDD_WORK_PENDING = 4,
Dan Williamsd5d30d52019-02-02 16:35:26 -080045 /* ignore / filter NSLABEL_FLAG_LOCAL for this DIMM, i.e. no aliasing */
46 NDD_NOBLK = 5,
Dan Williams62232e452015-06-08 14:27:06 -040047
48 /* need to set a limit somewhere, but yes, this is likely overkill */
49 ND_IOCTL_MAX_BUFLEN = SZ_4M,
Dan Williams4577b062016-02-17 13:08:58 -080050 ND_CMD_MAX_ELEM = 5,
Jerry Hoemann40abf9b2016-04-11 15:02:28 -070051 ND_CMD_MAX_ENVELOPE = 256,
Dan Williams1f7df6f2015-06-09 20:13:14 -040052 ND_MAX_MAPPINGS = 32,
Dan Williams1b40e092015-05-01 13:34:01 -040053
Dan Williams004f1af2015-08-24 19:20:23 -040054 /* region flag indicating to direct-map persistent memory by default */
55 ND_REGION_PAGEMAP = 0,
Dave Jiang06e8ccd2018-01-31 12:45:38 -070056 /*
57 * Platform ensures entire CPU store data path is flushed to pmem on
58 * system power loss.
59 */
60 ND_REGION_PERSIST_CACHE = 1,
Dave Jiang30e6d7b2018-01-31 12:45:43 -070061 /*
62 * Platform provides mechanisms to automatically flush outstanding
63 * write data from memory controler to pmem on system power loss.
64 * (ADR)
65 */
66 ND_REGION_PERSIST_MEMCTRL = 2,
Dan Williams004f1af2015-08-24 19:20:23 -040067
Dan Williams1b40e092015-05-01 13:34:01 -040068 /* mark newly adjusted resources as requiring a label update */
69 DPA_RESOURCE_ADJUSTED = 1 << 0,
Dan Williamse6dfb2d2015-04-25 03:56:17 -040070};
71
Dan Williams45def222015-04-26 19:26:48 -040072extern struct attribute_group nvdimm_bus_attribute_group;
Dan Williams62232e452015-06-08 14:27:06 -040073extern struct attribute_group nvdimm_attribute_group;
Dan Williams4d88a972015-05-31 14:41:48 -040074extern struct attribute_group nd_device_attribute_group;
Toshi Kani74ae66c2015-06-19 12:18:34 -060075extern struct attribute_group nd_numa_attribute_group;
Dan Williams1f7df6f2015-06-09 20:13:14 -040076extern struct attribute_group nd_region_attribute_group;
77extern struct attribute_group nd_mapping_attribute_group;
Dan Williams45def222015-04-26 19:26:48 -040078
Dan Williamsb94d5232015-05-19 22:54:31 -040079struct nvdimm;
80struct nvdimm_bus_descriptor;
81typedef int (*ndctl_fn)(struct nvdimm_bus_descriptor *nd_desc,
82 struct nvdimm *nvdimm, unsigned int cmd, void *buf,
Dan Williamsaef25332016-02-12 17:01:11 -080083 unsigned int buf_len, int *cmd_rc);
Dan Williamsb94d5232015-05-19 22:54:31 -040084
Oliver O'Halloran1ff19f42018-04-06 15:21:13 +100085struct device_node;
Dan Williamsb94d5232015-05-19 22:54:31 -040086struct nvdimm_bus_descriptor {
Dan Williams45def222015-04-26 19:26:48 -040087 const struct attribute_group **attr_groups;
Jerry Hoemann7db5bb32017-06-30 20:53:24 -070088 unsigned long bus_dsm_mask;
Dan Williamse3654ec2016-04-28 16:17:07 -070089 unsigned long cmd_mask;
Dan Williamsbc9775d2016-07-21 20:03:19 -070090 struct module *module;
Dan Williamsb94d5232015-05-19 22:54:31 -040091 char *provider_name;
Oliver O'Halloran1ff19f42018-04-06 15:21:13 +100092 struct device_node *of_node;
Dan Williamsb94d5232015-05-19 22:54:31 -040093 ndctl_fn ndctl;
Dan Williams7ae0fa432016-02-19 12:16:34 -080094 int (*flush_probe)(struct nvdimm_bus_descriptor *nd_desc);
Dan Williams87bf5722016-02-22 21:50:31 -080095 int (*clear_to_send)(struct nvdimm_bus_descriptor *nd_desc,
Dave Jiangb3ed2ce2018-12-04 10:31:11 -080096 struct nvdimm *nvdimm, unsigned int cmd, void *data);
Dan Williamsb94d5232015-05-19 22:54:31 -040097};
98
Dan Williams62232e452015-06-08 14:27:06 -040099struct nd_cmd_desc {
100 int in_num;
101 int out_num;
102 u32 in_sizes[ND_CMD_MAX_ELEM];
103 int out_sizes[ND_CMD_MAX_ELEM];
104};
105
Dan Williamseaf96152015-05-01 13:11:27 -0400106struct nd_interleave_set {
Dan Williamsc12c48c2017-06-04 10:59:15 +0900107 /* v1.1 definition of the interleave-set-cookie algorithm */
108 u64 cookie1;
109 /* v1.2 definition of the interleave-set-cookie algorithm */
110 u64 cookie2;
Dan Williams86ef58a2017-02-28 18:32:48 -0800111 /* compatibility with initial buggy Linux implementation */
112 u64 altcookie;
Dan Williamsfaec6f82017-06-06 11:10:51 -0700113
114 guid_t type_guid;
Dan Williamseaf96152015-05-01 13:11:27 -0400115};
116
Dan Williams44c462e2016-09-19 16:38:50 -0700117struct nd_mapping_desc {
118 struct nvdimm *nvdimm;
119 u64 start;
120 u64 size;
Dan Williams401c0a12017-08-04 17:20:16 -0700121 int position;
Dan Williams44c462e2016-09-19 16:38:50 -0700122};
123
Dan Williams1f7df6f2015-06-09 20:13:14 -0400124struct nd_region_desc {
125 struct resource *res;
Dan Williams44c462e2016-09-19 16:38:50 -0700126 struct nd_mapping_desc *mapping;
Dan Williams1f7df6f2015-06-09 20:13:14 -0400127 u16 num_mappings;
128 const struct attribute_group **attr_groups;
Dan Williamseaf96152015-05-01 13:11:27 -0400129 struct nd_interleave_set *nd_set;
Dan Williams1f7df6f2015-06-09 20:13:14 -0400130 void *provider_data;
Vishal Verma5212e112015-06-25 04:20:32 -0400131 int num_lanes;
Toshi Kani41d7a6d2015-06-19 12:18:33 -0600132 int numa_node;
Dan Williams8fc5c732018-11-09 12:43:07 -0800133 int target_node;
Dan Williams004f1af2015-08-24 19:20:23 -0400134 unsigned long flags;
Oliver O'Halloran1ff19f42018-04-06 15:21:13 +1000135 struct device_node *of_node;
Dan Williams1f7df6f2015-06-09 20:13:14 -0400136};
137
Dan Williams29b9aa02016-06-06 17:42:38 -0700138struct device;
139void *devm_nvdimm_memremap(struct device *dev, resource_size_t offset,
140 size_t size, unsigned long flags);
141static inline void __iomem *devm_nvdimm_ioremap(struct device *dev,
142 resource_size_t offset, size_t size)
143{
144 return (void __iomem *) devm_nvdimm_memremap(dev, offset, size, 0);
145}
146
Dan Williams62232e452015-06-08 14:27:06 -0400147struct nvdimm_bus;
Dan Williams3d880022015-05-31 15:02:11 -0400148struct module;
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400149struct device;
150struct nd_blk_region;
151struct nd_blk_region_desc {
152 int (*enable)(struct nvdimm_bus *nvdimm_bus, struct device *dev);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400153 int (*do_io)(struct nd_blk_region *ndbr, resource_size_t dpa,
154 void *iobuf, u64 len, int rw);
155 struct nd_region_desc ndr_desc;
156};
157
158static inline struct nd_blk_region_desc *to_blk_region_desc(
159 struct nd_region_desc *ndr_desc)
160{
161 return container_of(ndr_desc, struct nd_blk_region_desc, ndr_desc);
162
163}
164
Dave Jiangf2989392018-12-05 23:39:29 -0800165enum nvdimm_security_state {
Dan Williams1cb95e02019-01-08 15:34:52 -0800166 NVDIMM_SECURITY_ERROR = -1,
Dave Jiangf2989392018-12-05 23:39:29 -0800167 NVDIMM_SECURITY_DISABLED,
168 NVDIMM_SECURITY_UNLOCKED,
169 NVDIMM_SECURITY_LOCKED,
170 NVDIMM_SECURITY_FROZEN,
171 NVDIMM_SECURITY_OVERWRITE,
172};
173
Dave Jiang4c6926a2018-12-06 12:40:01 -0800174#define NVDIMM_PASSPHRASE_LEN 32
175#define NVDIMM_KEY_DESC_LEN 22
176
177struct nvdimm_key_data {
178 u8 data[NVDIMM_PASSPHRASE_LEN];
179};
180
Dave Jiang89fa9d82018-12-10 10:53:22 -0700181enum nvdimm_passphrase_type {
182 NVDIMM_USER,
183 NVDIMM_MASTER,
184};
185
Dave Jiangf2989392018-12-05 23:39:29 -0800186struct nvdimm_security_ops {
Dave Jiang89fa9d82018-12-10 10:53:22 -0700187 enum nvdimm_security_state (*state)(struct nvdimm *nvdimm,
188 enum nvdimm_passphrase_type pass_type);
Dave Jiang37833fb2018-12-06 09:14:08 -0800189 int (*freeze)(struct nvdimm *nvdimm);
Dave Jiang4c6926a2018-12-06 12:40:01 -0800190 int (*change_key)(struct nvdimm *nvdimm,
191 const struct nvdimm_key_data *old_data,
Dave Jiang89fa9d82018-12-10 10:53:22 -0700192 const struct nvdimm_key_data *new_data,
193 enum nvdimm_passphrase_type pass_type);
Dave Jiang4c6926a2018-12-06 12:40:01 -0800194 int (*unlock)(struct nvdimm *nvdimm,
195 const struct nvdimm_key_data *key_data);
Dave Jiang03b65b22018-12-07 10:33:30 -0700196 int (*disable)(struct nvdimm *nvdimm,
197 const struct nvdimm_key_data *key_data);
Dave Jiang64e77c82018-12-07 14:02:12 -0700198 int (*erase)(struct nvdimm *nvdimm,
Dave Jiang89fa9d82018-12-10 10:53:22 -0700199 const struct nvdimm_key_data *key_data,
200 enum nvdimm_passphrase_type pass_type);
Dave Jiang7d988092018-12-13 15:36:18 -0700201 int (*overwrite)(struct nvdimm *nvdimm,
202 const struct nvdimm_key_data *key_data);
203 int (*query_overwrite)(struct nvdimm *nvdimm);
Dave Jiangf2989392018-12-05 23:39:29 -0800204};
205
Dave Jiangaa9ad442017-08-23 12:48:26 -0700206void badrange_init(struct badrange *badrange);
207int badrange_add(struct badrange *badrange, u64 addr, u64 length);
208void badrange_forget(struct badrange *badrange, phys_addr_t start,
209 unsigned int len);
210int nvdimm_bus_add_badrange(struct nvdimm_bus *nvdimm_bus, u64 addr,
211 u64 length);
Dan Williamsbc9775d2016-07-21 20:03:19 -0700212struct nvdimm_bus *nvdimm_bus_register(struct device *parent,
213 struct nvdimm_bus_descriptor *nfit_desc);
Dan Williamsb94d5232015-05-19 22:54:31 -0400214void nvdimm_bus_unregister(struct nvdimm_bus *nvdimm_bus);
Dan Williams45def222015-04-26 19:26:48 -0400215struct nvdimm_bus *to_nvdimm_bus(struct device *dev);
Dave Jiangf2989392018-12-05 23:39:29 -0800216struct nvdimm_bus *nvdimm_to_bus(struct nvdimm *nvdimm);
Dan Williamse6dfb2d2015-04-25 03:56:17 -0400217struct nvdimm *to_nvdimm(struct device *dev);
Dan Williams1f7df6f2015-06-09 20:13:14 -0400218struct nd_region *to_nd_region(struct device *dev);
Dan Williams243f29f2018-04-02 13:14:25 -0700219struct device *nd_region_dev(struct nd_region *nd_region);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400220struct nd_blk_region *to_nd_blk_region(struct device *dev);
Dan Williams45def222015-04-26 19:26:48 -0400221struct nvdimm_bus_descriptor *to_nd_desc(struct nvdimm_bus *nvdimm_bus);
Vishal Verma37b137f2016-07-23 21:51:42 -0700222struct device *to_nvdimm_bus_dev(struct nvdimm_bus *nvdimm_bus);
Dan Williamse6dfb2d2015-04-25 03:56:17 -0400223const char *nvdimm_name(struct nvdimm *nvdimm);
Dan Williamsba9c8dd2016-08-22 19:28:37 -0700224struct kobject *nvdimm_kobj(struct nvdimm *nvdimm);
Dan Williamse3654ec2016-04-28 16:17:07 -0700225unsigned long nvdimm_cmd_mask(struct nvdimm *nvdimm);
Dan Williamse6dfb2d2015-04-25 03:56:17 -0400226void *nvdimm_provider_data(struct nvdimm *nvdimm);
Dave Jiangd6548ae2018-12-04 10:31:20 -0800227struct nvdimm *__nvdimm_create(struct nvdimm_bus *nvdimm_bus,
228 void *provider_data, const struct attribute_group **groups,
229 unsigned long flags, unsigned long cmd_mask, int num_flush,
Dave Jiangf2989392018-12-05 23:39:29 -0800230 struct resource *flush_wpq, const char *dimm_id,
231 const struct nvdimm_security_ops *sec_ops);
Dave Jiangd6548ae2018-12-04 10:31:20 -0800232static inline struct nvdimm *nvdimm_create(struct nvdimm_bus *nvdimm_bus,
233 void *provider_data, const struct attribute_group **groups,
234 unsigned long flags, unsigned long cmd_mask, int num_flush,
235 struct resource *flush_wpq)
236{
237 return __nvdimm_create(nvdimm_bus, provider_data, groups, flags,
Dave Jiangf2989392018-12-05 23:39:29 -0800238 cmd_mask, num_flush, flush_wpq, NULL, NULL);
Dave Jiangd6548ae2018-12-04 10:31:20 -0800239}
240
Dan Williams62232e452015-06-08 14:27:06 -0400241const struct nd_cmd_desc *nd_cmd_dimm_desc(int cmd);
242const struct nd_cmd_desc *nd_cmd_bus_desc(int cmd);
243u32 nd_cmd_in_size(struct nvdimm *nvdimm, int cmd,
244 const struct nd_cmd_desc *desc, int idx, void *buf);
245u32 nd_cmd_out_size(struct nvdimm *nvdimm, int cmd,
246 const struct nd_cmd_desc *desc, int idx, const u32 *in_field,
Dan Williamsefda1b5d2016-12-06 09:10:12 -0800247 const u32 *out_field, unsigned long remainder);
Dan Williams4d88a972015-05-31 14:41:48 -0400248int nvdimm_bus_check_dimm_count(struct nvdimm_bus *nvdimm_bus, int dimm_count);
Dan Williams1f7df6f2015-06-09 20:13:14 -0400249struct nd_region *nvdimm_pmem_region_create(struct nvdimm_bus *nvdimm_bus,
250 struct nd_region_desc *ndr_desc);
251struct nd_region *nvdimm_blk_region_create(struct nvdimm_bus *nvdimm_bus,
252 struct nd_region_desc *ndr_desc);
253struct nd_region *nvdimm_volatile_region_create(struct nvdimm_bus *nvdimm_bus,
254 struct nd_region_desc *ndr_desc);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400255void *nd_region_provider_data(struct nd_region *nd_region);
256void *nd_blk_region_provider_data(struct nd_blk_region *ndbr);
257void nd_blk_region_set_provider_data(struct nd_blk_region *ndbr, void *data);
258struct nvdimm *nd_blk_region_to_dimm(struct nd_blk_region *ndbr);
Dan Williamsca6a4652017-01-13 20:36:58 -0800259unsigned long nd_blk_memremap_flags(struct nd_blk_region *ndbr);
Ross Zwisler047fc8a2015-06-25 04:21:02 -0400260unsigned int nd_region_acquire_lane(struct nd_region *nd_region);
261void nd_region_release_lane(struct nd_region *nd_region, unsigned int lane);
Dan Williamseaf96152015-05-01 13:11:27 -0400262u64 nd_fletcher64(void *addr, size_t len, bool le);
Dan Williamsf284a4f2016-07-07 19:44:50 -0700263void nvdimm_flush(struct nd_region *nd_region);
264int nvdimm_has_flush(struct nd_region *nd_region);
Dan Williams0b277962017-06-09 09:46:50 -0700265int nvdimm_has_cache(struct nd_region *nd_region);
Dave Jiang7d988092018-12-13 15:36:18 -0700266int nvdimm_in_overwrite(struct nvdimm *nvdimm);
Robin Murphy5deb67f2017-08-31 12:27:09 +0100267
Dave Jiangf2989392018-12-05 23:39:29 -0800268static inline int nvdimm_ctl(struct nvdimm *nvdimm, unsigned int cmd, void *buf,
269 unsigned int buf_len, int *cmd_rc)
270{
271 struct nvdimm_bus *nvdimm_bus = nvdimm_to_bus(nvdimm);
272 struct nvdimm_bus_descriptor *nd_desc = to_nd_desc(nvdimm_bus);
273
274 return nd_desc->ndctl(nd_desc, nvdimm, cmd, buf, buf_len, cmd_rc);
275}
276
Robin Murphy5deb67f2017-08-31 12:27:09 +0100277#ifdef CONFIG_ARCH_HAS_PMEM_API
278#define ARCH_MEMREMAP_PMEM MEMREMAP_WB
279void arch_wb_cache_pmem(void *addr, size_t size);
280void arch_invalidate_pmem(void *addr, size_t size);
281#else
282#define ARCH_MEMREMAP_PMEM MEMREMAP_WT
283static inline void arch_wb_cache_pmem(void *addr, size_t size)
284{
285}
286static inline void arch_invalidate_pmem(void *addr, size_t size)
287{
288}
289#endif
290
Dan Williamsb94d5232015-05-19 22:54:31 -0400291#endif /* __LIBNVDIMM_H__ */