blob: a0f2e4a323c1d543b46f8de29c90ab3d90519b72 [file] [log] [blame]
Jonas Bonnf8c4a272011-06-04 21:52:05 +03001#
2# For a description of the syntax of this configuration file,
Paul Bolle395cf962011-08-15 02:02:26 +02003# see Documentation/kbuild/kconfig-language.txt.
Jonas Bonnf8c4a272011-06-04 21:52:05 +03004#
5
6config OPENRISC
7 def_bool y
8 select OF
9 select OF_EARLY_FLATTREE
Jonas Bonnb4c4c6e2012-04-06 12:52:54 +020010 select IRQ_DOMAIN
Marc Zyngierd1f6f282014-08-26 11:03:19 +010011 select HANDLE_DOMAIN_IRQ
Jonas Bonnf8c4a272011-06-04 21:52:05 +030012 select HAVE_MEMBLOCK
Linus Walleij8636f342016-04-19 13:15:43 +020013 select GPIOLIB
Jonas Bonnf8c4a272011-06-04 21:52:05 +030014 select HAVE_ARCH_TRACEHOOK
Jonas Bonnc0fcaf52012-05-09 23:19:44 +020015 select SPARSE_IRQ
Jonas Bonnf8c4a272011-06-04 21:52:05 +030016 select GENERIC_IRQ_CHIP
17 select GENERIC_IRQ_PROBE
18 select GENERIC_IRQ_SHOW
19 select GENERIC_IOMAP
Ben Hutchings9f13a1f2012-01-10 03:04:32 +000020 select GENERIC_CPU_DEVICES
Andrew Morton04ea1e92015-07-17 16:23:28 -070021 select HAVE_UID16
Richard Weinberger0662d332012-03-02 01:55:11 +010022 select GENERIC_ATOMIC64
Anna-Maria Gleixner5bf8f6b2012-05-18 16:45:51 +000023 select GENERIC_CLOCKEVENTS
Jonas Bonn603d6632012-05-25 08:24:49 +020024 select GENERIC_STRNCPY_FROM_USER
Jonas Bonnb48b2c32012-05-27 10:25:47 +020025 select GENERIC_STRNLEN_USER
David Howells786d35d2012-09-28 14:31:03 +093026 select MODULES_USE_ELF_RELA
Dave Hansend1a1dc02013-07-01 13:04:42 -070027 select HAVE_DEBUG_STACKOVERFLOW
Stefan Kristiansson4db8e6d2014-05-26 23:31:42 +030028 select OR1K_PIC
Zhaoxiu Zengfff7fb02016-05-20 17:03:57 -070029 select CPU_NO_EFFICIENT_FFS if !OPENRISC_HAVE_INST_FF1
Stafford Horne266c7fa2016-04-03 19:14:49 +090030 select NO_BOOTMEM
Jonas Bonnf8c4a272011-06-04 21:52:05 +030031
Babu Moger4c97a0c2017-09-08 16:14:22 -070032config CPU_BIG_ENDIAN
33 def_bool y
34
Jonas Bonnf8c4a272011-06-04 21:52:05 +030035config MMU
36 def_bool y
37
Jonas Bonnf8c4a272011-06-04 21:52:05 +030038config RWSEM_GENERIC_SPINLOCK
39 def_bool y
40
41config RWSEM_XCHGADD_ALGORITHM
42 def_bool n
43
44config GENERIC_HWEIGHT
45 def_bool y
46
Uwe Kleine-Königce816fa2014-04-07 15:39:19 -070047config NO_IOPORT_MAP
Jonas Bonnf8c4a272011-06-04 21:52:05 +030048 def_bool y
49
Jonas Bonnf8c4a272011-06-04 21:52:05 +030050config TRACE_IRQFLAGS_SUPPORT
51 def_bool y
52
53# For now, use generic checksum functions
54#These can be reimplemented in assembly later if so inclined
55config GENERIC_CSUM
56 def_bool y
57
Jonas Bonnf8c4a272011-06-04 21:52:05 +030058source "init/Kconfig"
59
Chen Gang57a1a192013-08-13 16:01:02 -070060source "kernel/Kconfig.freezer"
Jonas Bonnf8c4a272011-06-04 21:52:05 +030061
62menu "Processor type and features"
63
64choice
65 prompt "Subarchitecture"
66 default OR1K_1200
67
68config OR1K_1200
69 bool "OR1200"
70 help
71 Generic OpenRISC 1200 architecture
72
73endchoice
74
75config OPENRISC_BUILTIN_DTB
76 string "Builtin DTB"
77 default ""
78
79menu "Class II Instructions"
80
81config OPENRISC_HAVE_INST_FF1
82 bool "Have instruction l.ff1"
83 default y
84 help
85 Select this if your implementation has the Class II instruction l.ff1
86
87config OPENRISC_HAVE_INST_FL1
88 bool "Have instruction l.fl1"
89 default y
90 help
91 Select this if your implementation has the Class II instruction l.fl1
92
93config OPENRISC_HAVE_INST_MUL
94 bool "Have instruction l.mul for hardware multiply"
95 default y
96 help
97 Select this if your implementation has a hardware multiply instruction
98
99config OPENRISC_HAVE_INST_DIV
100 bool "Have instruction l.div for hardware divide"
101 default y
102 help
103 Select this if your implementation has a hardware divide instruction
104endmenu
105
Stafford Horne34bbdcd2016-09-24 22:20:42 +0900106config NR_CPUS
107 int
108 default "1"
Jonas Bonnf8c4a272011-06-04 21:52:05 +0300109
Jonas Bonnf8c4a272011-06-04 21:52:05 +0300110source kernel/Kconfig.hz
111source kernel/Kconfig.preempt
112source "mm/Kconfig"
113
114config OPENRISC_NO_SPR_SR_DSX
115 bool "use SPR_SR_DSX software emulation" if OR1K_1200
116 default y
117 help
118 SPR_SR_DSX bit is status register bit indicating whether
119 the last exception has happened in delay slot.
120
121 OpenRISC architecture makes it optional to have it implemented
122 in hardware and the OR1200 does not have it.
123
124 Say N here if you know that your OpenRISC processor has
125 SPR_SR_DSX bit implemented. Say Y if you are unsure.
126
127config CMDLINE
128 string "Default kernel command string"
129 default ""
130 help
131 On some architectures there is currently no way for the boot loader
132 to pass arguments to the kernel. For these architectures, you should
133 supply some command-line options at build time by entering them
134 here.
135
136menu "Debugging options"
137
Jonas Bonnf8c4a272011-06-04 21:52:05 +0300138config JUMP_UPON_UNHANDLED_EXCEPTION
139 bool "Try to die gracefully"
140 default y
141 help
142 Now this puts kernel into infinite loop after first oops. Till
143 your kernel crashes this doesn't have any influence.
144
145 Say Y if you are unsure.
146
Jonas Bonnf8c4a272011-06-04 21:52:05 +0300147config OPENRISC_ESR_EXCEPTION_BUG_CHECK
148 bool "Check for possible ESR exception bug"
149 default n
150 help
151 This option enables some checks that might expose some problems
152 in kernel.
153
154 Say N if you are unsure.
155
156endmenu
157
158endmenu
159
160menu "Executable file formats"
161
162source "fs/Kconfig.binfmt"
163
164endmenu
165
166source "net/Kconfig"
167
168source "drivers/Kconfig"
169
170source "fs/Kconfig"
171
172source "security/Kconfig"
173
174source "crypto/Kconfig"
175
176source "lib/Kconfig"
177
178menu "Kernel hacking"
179
180source "lib/Kconfig.debug"
181
182endmenu