blob: 0a475c234054bb6e3389edee70f1c6bcc905771f [file] [log] [blame]
Thomas Gleixnerfcaf2032019-05-27 08:55:08 +02001// SPDX-License-Identifier: GPL-2.0-or-later
Patrick Bruenn9ef86e22017-07-26 14:05:34 +02002/*
3 * Copyright 2017 Beckhoff Automation GmbH & Co. KG
4 * based on imx53-qsb.dts
Patrick Bruenn9ef86e22017-07-26 14:05:34 +02005 */
6
7/dts-v1/;
8#include "imx53.dtsi"
9
10/ {
11 model = "Beckhoff CX9020 Embedded PC";
12 compatible = "bhf,cx9020", "fsl,imx53";
13
14 chosen {
15 stdout-path = &uart2;
16 };
17
Marco Franchiad00e082018-01-24 11:22:14 -020018 memory@70000000 {
Fabio Estevame8fd17b2018-11-05 19:14:46 -020019 device_type = "memory";
Patrick Bruenn9ef86e22017-07-26 14:05:34 +020020 reg = <0x70000000 0x20000000>,
21 <0xb0000000 0x20000000>;
22 };
23
24 display-0 {
25 #address-cells =<1>;
26 #size-cells = <0>;
27 compatible = "fsl,imx-parallel-display";
28 interface-pix-fmt = "rgb24";
29 pinctrl-names = "default";
30 pinctrl-0 = <&pinctrl_ipu_disp0>;
31
32 port@0 {
33 reg = <0>;
34
35 display0_in: endpoint {
36 remote-endpoint = <&ipu_di0_disp0>;
37 };
38 };
39
40 port@1 {
41 reg = <1>;
42
43 display0_out: endpoint {
44 remote-endpoint = <&tfp410_in>;
45 };
46 };
47 };
48
49 dvi-connector {
50 compatible = "dvi-connector";
51 ddc-i2c-bus = <&i2c2>;
52 digital;
53
54 port {
55 dvi_connector_in: endpoint {
56 remote-endpoint = <&tfp410_out>;
57 };
58 };
59 };
60
61 dvi-converter {
62 #address-cells = <1>;
63 #size-cells = <0>;
64 compatible = "ti,tfp410";
65
66 port@0 {
67 reg = <0>;
68
69 tfp410_in: endpoint {
70 remote-endpoint = <&display0_out>;
71 };
72 };
73
74 port@1 {
75 reg = <1>;
76
77 tfp410_out: endpoint {
78 remote-endpoint = <&dvi_connector_in>;
79 };
80 };
81 };
82
83 leds {
84 compatible = "gpio-leds";
85
86 pwr-r {
87 gpios = <&gpio3 22 GPIO_ACTIVE_HIGH>;
88 default-state = "off";
89 };
90
91 pwr-g {
92 gpios = <&gpio3 24 GPIO_ACTIVE_HIGH>;
93 default-state = "on";
94 };
95
96 pwr-b {
97 gpios = <&gpio3 23 GPIO_ACTIVE_HIGH>;
98 default-state = "off";
99 };
100
101 sd1-b {
102 linux,default-trigger = "mmc0";
103 gpios = <&gpio3 20 GPIO_ACTIVE_HIGH>;
104 };
105
106 sd2-b {
107 linux,default-trigger = "mmc1";
108 gpios = <&gpio3 17 GPIO_ACTIVE_HIGH>;
109 };
110 };
111
112 regulator-3p2v {
113 compatible = "regulator-fixed";
114 regulator-name = "3P2V";
115 regulator-min-microvolt = <3200000>;
116 regulator-max-microvolt = <3200000>;
117 regulator-always-on;
118 };
119
120 reg_usb_vbus: regulator-vbus {
121 compatible = "regulator-fixed";
122 regulator-name = "usb_vbus";
123 regulator-min-microvolt = <5000000>;
124 regulator-max-microvolt = <5000000>;
125 gpio = <&gpio7 8 GPIO_ACTIVE_HIGH>;
126 enable-active-high;
127 };
128};
129
130&esdhc1 {
131 pinctrl-names = "default";
132 pinctrl-0 = <&pinctrl_esdhc1>;
133 cd-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
134 bus-width = <4>;
135 status = "okay";
136};
137
138&esdhc2 {
139 pinctrl-names = "default";
140 pinctrl-0 = <&pinctrl_esdhc2>;
141 cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
142 bus-width = <4>;
143 status = "okay";
144};
145
146&fec {
147 pinctrl-names = "default";
148 pinctrl-0 = <&pinctrl_fec>;
149 phy-mode = "rmii";
Fabio Estevamc709ddf2017-11-25 20:51:07 -0200150 phy-reset-gpios = <&gpio7 6 GPIO_ACTIVE_LOW>;
Patrick Bruenn9ef86e22017-07-26 14:05:34 +0200151 status = "okay";
152};
153
154&i2c2 {
155 pinctrl-names = "default";
156 pinctrl-0 = <&pinctrl_i2c2>;
157 status = "okay";
158};
159
160&ipu_di0_disp0 {
161 remote-endpoint = <&display0_in>;
162};
163
164&uart2 {
165 pinctrl-names = "default";
166 pinctrl-0 = <&pinctrl_uart2>;
167 fsl,dte-mode;
168 status = "okay";
169};
170
171&usbh1 {
172 vbus-supply = <&reg_usb_vbus>;
173 phy_type = "utmi";
174 status = "okay";
175};
176
177&usbotg {
178 dr_mode = "peripheral";
179 status = "okay";
180};
181
182&vpu {
183 status = "okay";
184};
185
186&iomuxc {
187 pinctrl-names = "default";
188 pinctrl-0 = <&pinctrl_hog>;
189
190 pinctrl_hog: hoggrp {
191 fsl,pins = <
192 MX53_PAD_GPIO_0__CCM_CLKO 0x1c4
193 MX53_PAD_GPIO_16__I2C3_SDA 0x1c4
194 MX53_PAD_EIM_D22__GPIO3_22 0x1c4
195 MX53_PAD_EIM_D23__GPIO3_23 0x1e4
196 MX53_PAD_EIM_D24__GPIO3_24 0x1e4
197 >;
198 };
199
200 pinctrl_esdhc1: esdhc1grp {
201 fsl,pins = <
202 MX53_PAD_SD1_DATA0__ESDHC1_DAT0 0x1d5
203 MX53_PAD_SD1_DATA1__ESDHC1_DAT1 0x1d5
204 MX53_PAD_SD1_DATA2__ESDHC1_DAT2 0x1d5
205 MX53_PAD_SD1_DATA3__ESDHC1_DAT3 0x1d5
206 MX53_PAD_SD1_CMD__ESDHC1_CMD 0x1d5
207 MX53_PAD_SD1_CLK__ESDHC1_CLK 0x1d5
208 MX53_PAD_GPIO_1__ESDHC1_CD 0x1c4
209 MX53_PAD_EIM_D17__GPIO3_17 0x1e4
210 MX53_PAD_GPIO_3__GPIO1_3 0x1c4
211 >;
212 };
213
214 pinctrl_esdhc2: esdhc2grp {
215 fsl,pins = <
216 MX53_PAD_SD2_DATA0__ESDHC2_DAT0 0x1d5
217 MX53_PAD_SD2_DATA1__ESDHC2_DAT1 0x1d5
218 MX53_PAD_SD2_DATA2__ESDHC2_DAT2 0x1d5
219 MX53_PAD_SD2_DATA3__ESDHC2_DAT3 0x1d5
220 MX53_PAD_SD2_CMD__ESDHC2_CMD 0x1d5
221 MX53_PAD_SD2_CLK__ESDHC2_CLK 0x1d5
222 MX53_PAD_GPIO_4__ESDHC2_CD 0x1e4
223 MX53_PAD_EIM_D20__GPIO3_20 0x1e4
224 MX53_PAD_GPIO_8__GPIO1_8 0x1c4
225 >;
226 };
227
228 pinctrl_fec: fecgrp {
229 fsl,pins = <
230 MX53_PAD_FEC_MDC__FEC_MDC 0x4
231 MX53_PAD_FEC_MDIO__FEC_MDIO 0x1fc
232 MX53_PAD_FEC_REF_CLK__FEC_TX_CLK 0x180
233 MX53_PAD_FEC_RX_ER__FEC_RX_ER 0x180
234 MX53_PAD_FEC_CRS_DV__FEC_RX_DV 0x180
235 MX53_PAD_FEC_RXD1__FEC_RDATA_1 0x180
236 MX53_PAD_FEC_RXD0__FEC_RDATA_0 0x180
237 MX53_PAD_FEC_TX_EN__FEC_TX_EN 0x4
238 MX53_PAD_FEC_TXD1__FEC_TDATA_1 0x4
239 MX53_PAD_FEC_TXD0__FEC_TDATA_0 0x4
240 >;
241 };
242
243 pinctrl_i2c2: i2c2grp {
244 fsl,pins = <
245 MX53_PAD_KEY_ROW3__I2C2_SDA 0xc0000000
246 MX53_PAD_KEY_COL3__I2C2_SCL 0xc0000000
247 >;
248 };
249
250 pinctrl_ipu_disp0: ipudisp0grp {
251 fsl,pins = <
252 MX53_PAD_DI0_DISP_CLK__IPU_DI0_DISP_CLK 0x5
253 MX53_PAD_DI0_PIN15__IPU_DI0_PIN15 0x5
254 MX53_PAD_DI0_PIN2__IPU_DI0_PIN2 0x5
255 MX53_PAD_DI0_PIN3__IPU_DI0_PIN3 0x5
256 MX53_PAD_DI0_PIN4__IPU_DI0_PIN4 0x5
257 MX53_PAD_DISP0_DAT0__IPU_DISP0_DAT_0 0x5
258 MX53_PAD_DISP0_DAT1__IPU_DISP0_DAT_1 0x5
259 MX53_PAD_DISP0_DAT2__IPU_DISP0_DAT_2 0x5
260 MX53_PAD_DISP0_DAT3__IPU_DISP0_DAT_3 0x5
261 MX53_PAD_DISP0_DAT4__IPU_DISP0_DAT_4 0x5
262 MX53_PAD_DISP0_DAT5__IPU_DISP0_DAT_5 0x5
263 MX53_PAD_DISP0_DAT6__IPU_DISP0_DAT_6 0x5
264 MX53_PAD_DISP0_DAT7__IPU_DISP0_DAT_7 0x5
265 MX53_PAD_DISP0_DAT8__IPU_DISP0_DAT_8 0x5
266 MX53_PAD_DISP0_DAT9__IPU_DISP0_DAT_9 0x5
267 MX53_PAD_DISP0_DAT10__IPU_DISP0_DAT_10 0x5
268 MX53_PAD_DISP0_DAT11__IPU_DISP0_DAT_11 0x5
269 MX53_PAD_DISP0_DAT12__IPU_DISP0_DAT_12 0x5
270 MX53_PAD_DISP0_DAT13__IPU_DISP0_DAT_13 0x5
271 MX53_PAD_DISP0_DAT14__IPU_DISP0_DAT_14 0x5
272 MX53_PAD_DISP0_DAT15__IPU_DISP0_DAT_15 0x5
273 MX53_PAD_DISP0_DAT16__IPU_DISP0_DAT_16 0x5
274 MX53_PAD_DISP0_DAT17__IPU_DISP0_DAT_17 0x5
275 MX53_PAD_DISP0_DAT18__IPU_DISP0_DAT_18 0x5
276 MX53_PAD_DISP0_DAT19__IPU_DISP0_DAT_19 0x5
277 MX53_PAD_DISP0_DAT20__IPU_DISP0_DAT_20 0x5
278 MX53_PAD_DISP0_DAT21__IPU_DISP0_DAT_21 0x5
279 MX53_PAD_DISP0_DAT22__IPU_DISP0_DAT_22 0x5
280 MX53_PAD_DISP0_DAT23__IPU_DISP0_DAT_23 0x5
281 >;
282 };
283
284 pinctrl_uart2: uart2grp {
285 fsl,pins = <
286 MX53_PAD_EIM_D26__UART2_RXD_MUX 0x1e4
287 MX53_PAD_EIM_D27__UART2_TXD_MUX 0x1e4
288 MX53_PAD_EIM_D28__UART2_RTS 0x1e4
289 MX53_PAD_EIM_D29__UART2_CTS 0x1e4
290 >;
291 };
292};