blob: dc6182eecefad2b1fcf4f4f0aa2b11958d00cf24 [file] [log] [blame]
Greg Kroah-Hartmanb2441312017-11-01 15:07:57 +01001// SPDX-License-Identifier: GPL-2.0
Thomas Garnier0483e1f2016-06-21 17:47:02 -07002/*
3 * This file implements KASLR memory randomization for x86_64. It randomizes
4 * the virtual address space of kernel memory regions (physical memory
5 * mapping, vmalloc & vmemmap) for x86_64. This security feature mitigates
6 * exploits relying on predictable kernel addresses.
7 *
8 * Entropy is generated using the KASLR early boot functions now shared in
9 * the lib directory (originally written by Kees Cook). Randomization is
Kirill A. Shutemov8624c1f2017-06-06 14:31:31 +030010 * done on PGD & P4D/PUD page table levels to increase possible addresses.
11 * The physical memory mapping code was adapted to support P4D/PUD level
12 * virtual addresses. This implementation on the best configuration provides
13 * 30,000 possible virtual addresses in average for each memory region.
14 * An additional low memory page is used to ensure each CPU can start with
15 * a PGD aligned virtual address (for realmode).
Thomas Garnier0483e1f2016-06-21 17:47:02 -070016 *
17 * The order of each memory region is not changed. The feature looks at
18 * the available space for the regions based on different configuration
19 * options and randomizes the base and space between each. The size of the
20 * physical memory mapping is the available physical memory.
21 */
22
23#include <linux/kernel.h>
24#include <linux/init.h>
25#include <linux/random.h>
Mike Rapoport57c8a662018-10-30 15:09:49 -070026#include <linux/memblock.h>
Thomas Garnier0483e1f2016-06-21 17:47:02 -070027
28#include <asm/pgalloc.h>
29#include <asm/pgtable.h>
30#include <asm/setup.h>
31#include <asm/kaslr.h>
32
33#include "mm_internal.h"
34
35#define TB_SHIFT 40
36
37/*
Thomas Gleixner1dddd252018-01-04 12:32:03 +010038 * The end address could depend on more configuration options to make the
39 * highest amount of space for randomization available, but that's too hard
40 * to keep straight and caused issues already.
Thomas Garnier0483e1f2016-06-21 17:47:02 -070041 */
Thomas Gleixner1dddd252018-01-04 12:32:03 +010042static const unsigned long vaddr_end = CPU_ENTRY_AREA_BASE;
Thomas Garnier021182e2016-06-21 17:47:03 -070043
Thomas Garnier0483e1f2016-06-21 17:47:02 -070044/*
45 * Memory regions randomized by KASLR (except modules that use a separate logic
46 * earlier during boot). The list is ordered based on virtual addresses. This
47 * order is kept after randomization.
48 */
49static __initdata struct kaslr_memory_region {
50 unsigned long *base;
51 unsigned long size_tb;
52} kaslr_regions[] = {
Kirill A. Shutemov09e61a72018-02-14 14:16:55 +030053 { &page_offset_base, 0 },
Kirill A. Shutemova7412542018-02-14 21:25:37 +030054 { &vmalloc_base, 0 },
Baoquan He00e5a2b2019-05-23 10:57:44 +080055 { &vmemmap_base, 0 },
Thomas Garnier0483e1f2016-06-21 17:47:02 -070056};
57
58/* Get size in bytes used by the memory region */
59static inline unsigned long get_padding(struct kaslr_memory_region *region)
60{
61 return (region->size_tb << TB_SHIFT);
62}
63
64/*
65 * Apply no randomization if KASLR was disabled at boot or if KASAN
66 * is enabled. KASAN shadow mappings rely on regions being PGD aligned.
67 */
68static inline bool kaslr_memory_enabled(void)
69{
Masahiro Yamadaa5ff1b32016-08-25 15:17:02 -070070 return kaslr_enabled() && !IS_ENABLED(CONFIG_KASAN);
Thomas Garnier0483e1f2016-06-21 17:47:02 -070071}
72
73/* Initialize base and padding for each memory region randomized with KASLR */
74void __init kernel_randomize_memory(void)
75{
76 size_t i;
Kirill A. Shutemov4fa56622018-02-14 21:25:36 +030077 unsigned long vaddr_start, vaddr;
Thomas Garnier021182e2016-06-21 17:47:03 -070078 unsigned long rand, memory_tb;
Thomas Garnier0483e1f2016-06-21 17:47:02 -070079 struct rnd_state rand_state;
80 unsigned long remain_entropy;
Baoquan He00e5a2b2019-05-23 10:57:44 +080081 unsigned long vmemmap_size;
Thomas Garnier0483e1f2016-06-21 17:47:02 -070082
Kirill A. Shutemoved7588d2018-05-18 13:35:24 +030083 vaddr_start = pgtable_l5_enabled() ? __PAGE_OFFSET_BASE_L5 : __PAGE_OFFSET_BASE_L4;
Kirill A. Shutemov4fa56622018-02-14 21:25:36 +030084 vaddr = vaddr_start;
85
Thomas Garnier25dfe472016-07-27 08:59:56 -070086 /*
Thomas Gleixner1dddd252018-01-04 12:32:03 +010087 * These BUILD_BUG_ON checks ensure the memory layout is consistent
88 * with the vaddr_start/vaddr_end variables. These checks are very
89 * limited....
Thomas Garnier25dfe472016-07-27 08:59:56 -070090 */
91 BUILD_BUG_ON(vaddr_start >= vaddr_end);
Thomas Gleixner1dddd252018-01-04 12:32:03 +010092 BUILD_BUG_ON(vaddr_end != CPU_ENTRY_AREA_BASE);
Thomas Garnier25dfe472016-07-27 08:59:56 -070093 BUILD_BUG_ON(vaddr_end > __START_KERNEL_map);
94
Thomas Garnier0483e1f2016-06-21 17:47:02 -070095 if (!kaslr_memory_enabled())
96 return;
97
Baoquan Heec393712019-04-04 10:03:13 +080098 kaslr_regions[0].size_tb = 1 << (MAX_PHYSMEM_BITS - TB_SHIFT);
Kirill A. Shutemova7412542018-02-14 21:25:37 +030099 kaslr_regions[1].size_tb = VMALLOC_SIZE_TB;
Kirill A. Shutemov09e61a72018-02-14 14:16:55 +0300100
Thomas Garnier90397a42016-06-21 17:47:06 -0700101 /*
102 * Update Physical memory mapping to available and
103 * add padding if needed (especially for memory hotplug support).
104 */
Thomas Garnier021182e2016-06-21 17:47:03 -0700105 BUG_ON(kaslr_regions[0].base != &page_offset_base);
Thomas Garnierc7d23612016-08-09 10:11:04 -0700106 memory_tb = DIV_ROUND_UP(max_pfn << PAGE_SHIFT, 1UL << TB_SHIFT) +
Thomas Garnier90397a42016-06-21 17:47:06 -0700107 CONFIG_RANDOMIZE_MEMORY_PHYSICAL_PADDING;
Thomas Garnier021182e2016-06-21 17:47:03 -0700108
109 /* Adapt phyiscal memory region size based on available memory */
110 if (memory_tb < kaslr_regions[0].size_tb)
111 kaslr_regions[0].size_tb = memory_tb;
112
Baoquan He00e5a2b2019-05-23 10:57:44 +0800113 /*
114 * Calculate the vmemmap region size in TBs, aligned to a TB
115 * boundary.
116 */
117 vmemmap_size = (kaslr_regions[0].size_tb << (TB_SHIFT - PAGE_SHIFT)) *
118 sizeof(struct page);
119 kaslr_regions[2].size_tb = DIV_ROUND_UP(vmemmap_size, 1UL << TB_SHIFT);
120
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700121 /* Calculate entropy available between regions */
122 remain_entropy = vaddr_end - vaddr_start;
123 for (i = 0; i < ARRAY_SIZE(kaslr_regions); i++)
124 remain_entropy -= get_padding(&kaslr_regions[i]);
125
126 prandom_seed_state(&rand_state, kaslr_get_random_long("Memory"));
127
128 for (i = 0; i < ARRAY_SIZE(kaslr_regions); i++) {
129 unsigned long entropy;
130
131 /*
132 * Select a random virtual address using the extra entropy
133 * available.
134 */
135 entropy = remain_entropy / (ARRAY_SIZE(kaslr_regions) - i);
136 prandom_bytes_state(&rand_state, &rand, sizeof(rand));
Baoquan Heb569c1842019-03-08 10:56:16 +0800137 entropy = (rand % (entropy + 1)) & PUD_MASK;
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700138 vaddr += entropy;
139 *kaslr_regions[i].base = vaddr;
140
141 /*
142 * Jump the region and add a minimum padding based on
143 * randomization alignment.
144 */
145 vaddr += get_padding(&kaslr_regions[i]);
Baoquan Heb569c1842019-03-08 10:56:16 +0800146 vaddr = round_up(vaddr + 1, PUD_SIZE);
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700147 remain_entropy -= entropy;
148 }
149}
150
Kirill A. Shutemov8624c1f2017-06-06 14:31:31 +0300151static void __meminit init_trampoline_pud(void)
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700152{
Baoquan He0925dda2019-03-08 10:56:15 +0800153 pud_t *pud_page_tramp, *pud, *pud_tramp;
154 p4d_t *p4d_page_tramp, *p4d, *p4d_tramp;
155 unsigned long paddr, vaddr;
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700156 pgd_t *pgd;
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700157
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700158 pud_page_tramp = alloc_low_page();
159
Baoquan He0925dda2019-03-08 10:56:15 +0800160 /*
161 * There are two mappings for the low 1MB area, the direct mapping
162 * and the 1:1 mapping for the real mode trampoline:
163 *
164 * Direct mapping: virt_addr = phys_addr + PAGE_OFFSET
165 * 1:1 mapping: virt_addr = phys_addr
166 */
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700167 paddr = 0;
Baoquan He0925dda2019-03-08 10:56:15 +0800168 vaddr = (unsigned long)__va(paddr);
169 pgd = pgd_offset_k(vaddr);
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700170
Baoquan He0925dda2019-03-08 10:56:15 +0800171 p4d = p4d_offset(pgd, vaddr);
172 pud = pud_offset(p4d, vaddr);
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700173
Baoquan He0925dda2019-03-08 10:56:15 +0800174 pud_tramp = pud_page_tramp + pud_index(paddr);
175 *pud_tramp = *pud;
Thomas Garnier0483e1f2016-06-21 17:47:02 -0700176
Baoquan He0925dda2019-03-08 10:56:15 +0800177 if (pgtable_l5_enabled()) {
178 p4d_page_tramp = alloc_low_page();
Kirill A. Shutemov8624c1f2017-06-06 14:31:31 +0300179
180 p4d_tramp = p4d_page_tramp + p4d_index(paddr);
Kirill A. Shutemov8624c1f2017-06-06 14:31:31 +0300181
Baoquan He0925dda2019-03-08 10:56:15 +0800182 set_p4d(p4d_tramp,
183 __p4d(_KERNPG_TABLE | __pa(pud_page_tramp)));
184
185 set_pgd(&trampoline_pgd_entry,
186 __pgd(_KERNPG_TABLE | __pa(p4d_page_tramp)));
187 } else {
188 set_pgd(&trampoline_pgd_entry,
189 __pgd(_KERNPG_TABLE | __pa(pud_page_tramp)));
Kirill A. Shutemov8624c1f2017-06-06 14:31:31 +0300190 }
Kirill A. Shutemov8624c1f2017-06-06 14:31:31 +0300191}
192
193/*
Baoquan He0925dda2019-03-08 10:56:15 +0800194 * The real mode trampoline, which is required for bootstrapping CPUs
195 * occupies only a small area under the low 1MB. See reserve_real_mode()
196 * for details.
197 *
198 * If KASLR is disabled the first PGD entry of the direct mapping is copied
199 * to map the real mode trampoline.
200 *
201 * If KASLR is enabled, copy only the PUD which covers the low 1MB
202 * area. This limits the randomization granularity to 1GB for both 4-level
203 * and 5-level paging.
Kirill A. Shutemov8624c1f2017-06-06 14:31:31 +0300204 */
205void __meminit init_trampoline(void)
206{
Kirill A. Shutemov8624c1f2017-06-06 14:31:31 +0300207 if (!kaslr_memory_enabled()) {
208 init_trampoline_default();
209 return;
210 }
211
Baoquan He0925dda2019-03-08 10:56:15 +0800212 init_trampoline_pud();
Kirill A. Shutemov8624c1f2017-06-06 14:31:31 +0300213}