blob: a0d726a47c8a272b722b0d5623021058da50e113 [file] [log] [blame]
Russell King002547b2006-06-20 20:46:52 +01001/*
Russell King4baa9922008-08-02 10:55:55 +01002 * arch/arm/include/asm/pgtable-nommu.h
Russell King002547b2006-06-20 20:46:52 +01003 *
4 * Copyright (C) 1995-2002 Russell King
5 * Copyright (C) 2004 Hyok S. Choi
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11#ifndef _ASMARM_PGTABLE_NOMMU_H
12#define _ASMARM_PGTABLE_NOMMU_H
13
14#ifndef __ASSEMBLY__
15
Russell King002547b2006-06-20 20:46:52 +010016#include <linux/slab.h>
17#include <asm/processor.h>
18#include <asm/page.h>
Russell King002547b2006-06-20 20:46:52 +010019
20/*
21 * Trivial page table functions.
22 */
23#define pgd_present(pgd) (1)
24#define pgd_none(pgd) (0)
25#define pgd_bad(pgd) (0)
26#define pgd_clear(pgdp)
27#define kern_addr_valid(addr) (1)
28#define pmd_offset(a, b) ((void *)0)
29/* FIXME */
30/*
31 * PMD_SHIFT determines the size of the area a second-level page table can map
32 * PGDIR_SHIFT determines what a third-level page table entry can map
33 */
34#define PGDIR_SHIFT 21
35
36#define PGDIR_SIZE (1UL << PGDIR_SHIFT)
37#define PGDIR_MASK (~(PGDIR_SIZE-1))
38/* FIXME */
39
40#define PAGE_NONE __pgprot(0)
41#define PAGE_SHARED __pgprot(0)
42#define PAGE_COPY __pgprot(0)
43#define PAGE_READONLY __pgprot(0)
44#define PAGE_KERNEL __pgprot(0)
45
Russell King002547b2006-06-20 20:46:52 +010046#define swapper_pg_dir ((pgd_t *) 0)
47
48#define __swp_type(x) (0)
49#define __swp_offset(x) (0)
50#define __swp_entry(typ,off) ((swp_entry_t) { ((typ) | ((off) << 7)) })
51#define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val(pte) })
52#define __swp_entry_to_pte(x) ((pte_t) { (x).val })
53
54
55typedef pte_t *pte_addr_t;
56
Russell King002547b2006-06-20 20:46:52 +010057/*
58 * ZERO_PAGE is a global shared page that is always zero: used
59 * for zero-mapped memory areas etc..
60 */
61#define ZERO_PAGE(vaddr) (virt_to_page(0))
62
63/*
64 * Mark the prot value as uncacheable and unbufferable.
65 */
Arnd Bergmanne2fce0a2017-02-02 13:30:40 +010066#define pgprot_noncached(prot) (prot)
67#define pgprot_writecombine(prot) (prot)
68#define pgprot_dmacoherent(prot) (prot)
Vladimir Murzin7ef47832017-05-24 10:30:18 +010069#define pgprot_device(prot) (prot)
Russell King002547b2006-06-20 20:46:52 +010070
71
72/*
73 * These would be in other places but having them here reduces the diffs.
74 */
75extern unsigned int kobjsize(const void *objp);
Russell King002547b2006-06-20 20:46:52 +010076
77/*
78 * No page table caches to initialise.
79 */
80#define pgtable_cache_init() do { } while (0)
Russell King002547b2006-06-20 20:46:52 +010081
82/*
83 * All 32bit addresses are effectively valid for vmalloc...
84 * Sort of meaningless for non-VM targets.
85 */
Fenkart/Bostandzhyanc931b4f2010-02-07 21:47:17 +010086#define VMALLOC_START 0UL
87#define VMALLOC_END 0xffffffffUL
Russell King002547b2006-06-20 20:46:52 +010088
Kirill A. Shutemovd016bf72015-02-11 15:26:41 -080089#define FIRST_USER_ADDRESS 0UL
Russell King002547b2006-06-20 20:46:52 +010090
Greg Ungerer92df7852008-03-05 06:59:14 +010091#include <asm-generic/pgtable.h>
92
Russell King002547b2006-06-20 20:46:52 +010093#else
94
95/*
96 * dummy tlb and user structures.
97 */
98#define v3_tlb_fns (0)
99#define v4_tlb_fns (0)
100#define v4wb_tlb_fns (0)
101#define v4wbi_tlb_fns (0)
Catalin Marinas7b4c9652007-07-20 11:42:57 +0100102#define v6wbi_tlb_fns (0)
Catalin Marinas2eb8c822007-07-20 11:43:02 +0100103#define v7wbi_tlb_fns (0)
Russell King002547b2006-06-20 20:46:52 +0100104
105#define v3_user_fns (0)
106#define v4_user_fns (0)
107#define v4_mc_user_fns (0)
108#define v4wb_user_fns (0)
109#define v4wt_user_fns (0)
110#define v6_user_fns (0)
111#define xscale_mc_user_fns (0)
112
113#endif /*__ASSEMBLY__*/
114
115#endif /* _ASMARM_PGTABLE_H */