blob: dde455289c16da32ad42df1313af2e054eeb4a5b [file] [log] [blame]
Minghuan Lian5e79cb22016-03-23 19:08:19 +08001* Freescale Layerscape SCFG PCIe MSI controller
2
3Required properties:
4
5- compatible: should be "fsl,<soc-name>-msi" to identify
6 Layerscape PCIe MSI controller block such as:
Minghuan Liand35b2c92017-07-05 14:58:55 +08007 "fsl,ls1021a-msi"
8 "fsl,ls1043a-msi"
Minghuan Liancb342162017-07-05 14:59:00 +08009 "fsl,ls1046a-msi"
Minghuan Lian5e79cb22016-03-23 19:08:19 +080010- msi-controller: indicates that this is a PCIe MSI controller node
11- reg: physical base address of the controller and length of memory mapped.
12- interrupts: an interrupt to the parent interrupt controller.
13
14Optional properties:
15- interrupt-parent: the phandle to the parent interrupt controller.
16
17This interrupt controller hardware is a second level interrupt controller that
18is hooked to a parent interrupt controller: e.g: ARM GIC for ARM-based
19platforms. If interrupt-parent is not provided, the default parent interrupt
20controller will be used.
21Each PCIe node needs to have property msi-parent that points to
22MSI controller node
23
24Examples:
25
26 msi1: msi-controller@1571000 {
Minghuan Liand35b2c92017-07-05 14:58:55 +080027 compatible = "fsl,ls1043a-msi";
Minghuan Lian5e79cb22016-03-23 19:08:19 +080028 reg = <0x0 0x1571000 0x0 0x8>,
29 msi-controller;
30 interrupts = <0 116 0x4>;
31 };