blob: 5da163591bbf4e5485ec324a9472655c4c29ccfe [file] [log] [blame]
Gregory CLEMENTe7822262018-03-15 16:57:25 +01001// SPDX-License-Identifier: GPL-2.0
Andrew Lunn4f5e01e2014-09-01 19:35:41 +02002/*
3 * Marvell RD88F6181 A Board descrition
4 *
5 * Andrew Lunn <andrew@lunn.ch>
6 *
Andrew Lunn4f5e01e2014-09-01 19:35:41 +02007 * This file contains the definitions for the board with the A0 or
8 * higher stepping of the SoC. The ethernet switch does not have a
9 * "wan" port.
10 */
11
12/dts-v1/;
13#include "kirkwood-rd88f6281.dtsi"
14
15/ {
16 model = "Marvell RD88f6281 Reference design, with A0 or higher SoC";
17 compatible = "marvell,rd88f6281-a", "marvell,rd88f6281","marvell,kirkwood-88f6281", "marvell,kirkwood";
18
Andrew Lunn4f5e01e2014-09-01 19:35:41 +020019};
20
21&mdio {
22 status = "okay";
23
24 ethphy1: ethernet-phy@11 {
25 reg = <11>;
26 };
27};
28
Florian Fainellia3fe1d52017-01-17 10:22:24 -080029&switch {
30 reg = <10>;
31};
32
Andrew Lunn4f5e01e2014-09-01 19:35:41 +020033&eth1 {
34 status = "okay";
35
36 ethernet1-port@0 {
37 phy-handle = <&ethphy1>;
38 };
39};