blob: 8a1b991076e1668c7945dc81d6fcd0f8a489dec2 [file] [log] [blame]
Greg Kroah-Hartmanb2441312017-11-01 15:07:57 +01001/* SPDX-License-Identifier: GPL-2.0 */
Russell Kinga09e64f2008-08-05 16:14:15 +01002/*
Russell Kingf40b1212008-11-29 18:48:07 +00003 * arch/arm/mach-footbridge/include/mach/isa-dma.h
Russell Kinga09e64f2008-08-05 16:14:15 +01004 *
5 * Architecture DMA routines
6 *
7 * Copyright (C) 1998,1999 Russell King
8 * Copyright (C) 1998,1999 Philip Blundell
9 */
10#ifndef __ASM_ARCH_DMA_H
11#define __ASM_ARCH_DMA_H
12
13/*
14 * The 21285 has two internal DMA channels; we call these 8 and 9.
15 * On CATS hardware we have an additional eight ISA dma channels
16 * numbered 0..7.
17 */
18#define _ISA_DMA(x) (0+(x))
19#define _DC21285_DMA(x) (8+(x))
20
21#define MAX_DMA_CHANNELS 10
22
23#define DMA_FLOPPY _ISA_DMA(2)
24#define DMA_ISA_CASCADE _ISA_DMA(4)
25
26#endif /* _ASM_ARCH_DMA_H */