blob: dc1c1381d7fa95cddbf1070cb0922032c32db35d [file] [log] [blame]
Thomas Gleixnerec8f24b2019-05-19 13:07:45 +01001# SPDX-License-Identifier: GPL-2.0-only
Srinivas Pandruvada75d23642013-10-11 16:54:56 -07002#
3# Generic power capping sysfs interface configuration
4#
5
6menuconfig POWERCAP
7 bool "Generic powercap sysfs driver"
8 help
9 The power capping sysfs interface allows kernel subsystems to expose power
10 capping settings to user space in a consistent way. Usually, it consists
11 of multiple control types that determine which settings may be exposed and
12 power zones representing parts of the system that can be subject to power
13 capping.
14
15 If you want this code to be compiled in, say Y here.
16
17if POWERCAP
18# Client driver configurations go here.
Zhang Rui33823882019-07-10 21:44:30 +080019config INTEL_RAPL_CORE
20 tristate
21
Jacob Pan2d281d82013-10-17 10:28:35 -070022config INTEL_RAPL
Zhang Rui33823882019-07-10 21:44:30 +080023 tristate "Intel RAPL Support via MSR Interface"
Jacob Pan24b59842014-11-12 10:50:36 -080024 depends on X86 && IOSF_MBI
Zhang Rui33823882019-07-10 21:44:30 +080025 select INTEL_RAPL_CORE
Jacob Pan2d281d82013-10-17 10:28:35 -070026 ---help---
27 This enables support for the Intel Running Average Power Limit (RAPL)
Zhang Rui33823882019-07-10 21:44:30 +080028 technology via MSR interface, which allows power limits to be enforced
29 and monitored on modern Intel processors (Sandy Bridge and later).
Jacob Pan2d281d82013-10-17 10:28:35 -070030
31 In RAPL, the platform level settings are divided into domains for
32 fine grained control. These domains include processor package, DRAM
33 controller, CPU core (Power Plance 0), graphics uncore (Power Plane
34 1), etc.
Srinivas Pandruvada75d23642013-10-11 16:54:56 -070035
Daniel Lezcano88763a52018-06-26 12:53:29 +020036config IDLE_INJECT
37 bool "Idle injection framework"
38 depends on CPU_IDLE
39 default n
40 help
41 This enables support for the idle injection framework. It
42 provides a way to force idle periods on a set of specified
43 CPUs for power capping. Idle period can be injected
44 synchronously on a set of specified CPUs or alternatively
45 on a per CPU basis.
Srinivas Pandruvada75d23642013-10-11 16:54:56 -070046endif