blob: 82f7eb8583d94ce7a371eeb5659129950b708370 [file] [log] [blame]
Kalle Valof0553ca2019-02-19 19:45:26 +02001/* SPDX-License-Identifier: ISC */
Kalle Valo5e3dd152013-06-12 20:52:10 +03002/*
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
Kalle Valo8b1083d2017-12-22 18:31:13 +02004 * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
Vasanthakumar Thiagarajancaee7282018-03-14 12:14:06 +02005 * Copyright (c) 2018, The Linux Foundation. All rights reserved.
Kalle Valo5e3dd152013-06-12 20:52:10 +03006 */
7
8#ifndef _DEBUG_H_
9#define _DEBUG_H_
10
11#include <linux/types.h>
12#include "trace.h"
13
14enum ath10k_debug_mask {
15 ATH10K_DBG_PCI = 0x00000001,
16 ATH10K_DBG_WMI = 0x00000002,
17 ATH10K_DBG_HTC = 0x00000004,
18 ATH10K_DBG_HTT = 0x00000008,
19 ATH10K_DBG_MAC = 0x00000010,
Kalle Valob52b7682013-09-08 17:55:38 +030020 ATH10K_DBG_BOOT = 0x00000020,
Kalle Valo5e3dd152013-06-12 20:52:10 +030021 ATH10K_DBG_PCI_DUMP = 0x00000040,
22 ATH10K_DBG_HTT_DUMP = 0x00000080,
23 ATH10K_DBG_MGMT = 0x00000100,
24 ATH10K_DBG_DATA = 0x00000200,
Kalle Valof0bbea92013-09-08 17:55:32 +030025 ATH10K_DBG_BMI = 0x00000400,
Janusz Dziedzic9702c682013-11-20 09:59:41 +020026 ATH10K_DBG_REGULATORY = 0x00000800,
Kalle Valo43d2a302014-09-10 18:23:30 +030027 ATH10K_DBG_TESTMODE = 0x00001000,
Ben Greear3be004c2014-09-23 14:17:19 -070028 ATH10K_DBG_WMI_PRINT = 0x00002000,
Michal Kazior77258d42015-05-18 09:38:18 +000029 ATH10K_DBG_PCI_PS = 0x00004000,
Raja Mani0b523ce2016-01-27 15:24:25 +053030 ATH10K_DBG_AHB = 0x00008000,
Erik Stromdahl01d6fd62017-04-26 12:17:55 +030031 ATH10K_DBG_SDIO = 0x00010000,
32 ATH10K_DBG_SDIO_DUMP = 0x00020000,
Erik Stromdahlb00435e2017-07-28 15:15:37 +030033 ATH10K_DBG_USB = 0x00040000,
34 ATH10K_DBG_USB_BULK = 0x00080000,
Govind Singhb7962402017-12-21 21:35:21 +053035 ATH10K_DBG_SNOC = 0x00100000,
Govind Singh35a66572018-10-11 13:16:14 +030036 ATH10K_DBG_QMI = 0x00200000,
Kalle Valo5e3dd152013-06-12 20:52:10 +030037 ATH10K_DBG_ANY = 0xffffffff,
38};
39
Rajkumar Manoharan90174452014-10-03 08:02:33 +030040enum ath10k_pktlog_filter {
41 ATH10K_PKTLOG_RX = 0x000000001,
42 ATH10K_PKTLOG_TX = 0x000000002,
43 ATH10K_PKTLOG_RCFIND = 0x000000004,
44 ATH10K_PKTLOG_RCUPDATE = 0x000000008,
45 ATH10K_PKTLOG_DBG_PRINT = 0x000000010,
Anilkumar Kollie8123bb2017-12-05 19:01:25 +053046 ATH10K_PKTLOG_PEER_STATS = 0x000000040,
47 ATH10K_PKTLOG_ANY = 0x00000005f,
Rajkumar Manoharan90174452014-10-03 08:02:33 +030048};
49
Rajkumar Manoharanf5045982015-01-12 14:07:27 +020050enum ath10k_dbg_aggr_mode {
51 ATH10K_DBG_AGGR_MODE_AUTO,
52 ATH10K_DBG_AGGR_MODE_MANUAL,
53 ATH10K_DBG_AGGR_MODE_MAX,
54};
55
Anilkumar Kollie8123bb2017-12-05 19:01:25 +053056/* Types of packet log events */
57enum ath_pktlog_type {
58 ATH_PKTLOG_TYPE_TX_CTRL = 1,
59 ATH_PKTLOG_TYPE_TX_STAT,
60};
61
62struct ath10k_pktlog_hdr {
63 __le16 flags;
64 __le16 missed_cnt;
65 __le16 log_type; /* Type of log information foll this header */
66 __le16 size; /* Size of variable length log information in bytes */
67 __le32 timestamp;
68 u8 payload[0];
69} __packed;
70
Manikanta Pubbisettybc6f9ae2015-10-16 15:54:52 +030071/* FIXME: How to calculate the buffer size sanely? */
Kalle Valo14e105c2016-04-13 14:13:21 +030072#define ATH10K_FW_STATS_BUF_SIZE (1024 * 1024)
Manikanta Pubbisettybc6f9ae2015-10-16 15:54:52 +030073
Ashok Raj Nagarajan33410a52019-06-03 18:09:02 +030074#define ATH10K_TX_POWER_MAX_VAL 70
75#define ATH10K_TX_POWER_MIN_VAL 0
76
Kalle Valo5e3dd152013-06-12 20:52:10 +030077extern unsigned int ath10k_debug_mask;
78
Joe Perchesbabcb3e2014-09-22 10:35:34 -070079__printf(2, 3) void ath10k_info(struct ath10k *ar, const char *fmt, ...);
80__printf(2, 3) void ath10k_err(struct ath10k *ar, const char *fmt, ...);
81__printf(2, 3) void ath10k_warn(struct ath10k *ar, const char *fmt, ...);
Kalle Valo23f591e2015-11-25 15:38:27 +020082
83void ath10k_debug_print_hwfw_info(struct ath10k *ar);
84void ath10k_debug_print_board_info(struct ath10k *ar);
85void ath10k_debug_print_boot_info(struct ath10k *ar);
Kalle Valo8a0c7972014-08-25 08:37:45 +030086void ath10k_print_driver_info(struct ath10k *ar);
Kalle Valo5e3dd152013-06-12 20:52:10 +030087
88#ifdef CONFIG_ATH10K_DEBUGFS
Kalle Valodb66ea02013-09-03 11:44:03 +030089int ath10k_debug_start(struct ath10k *ar);
90void ath10k_debug_stop(struct ath10k *ar);
Kalle Valo5e3dd152013-06-12 20:52:10 +030091int ath10k_debug_create(struct ath10k *ar);
Kalle Valo60631c52013-10-08 21:45:25 +030092void ath10k_debug_destroy(struct ath10k *ar);
Michal Kaziore13cf7a2014-09-04 09:13:08 +020093int ath10k_debug_register(struct ath10k *ar);
94void ath10k_debug_unregister(struct ath10k *ar);
Michal Kazior60ef4012014-09-25 12:33:48 +020095void ath10k_debug_fw_stats_process(struct ath10k *ar, struct sk_buff *skb);
Maharaja Kennadyrajan29542662015-10-05 17:56:38 +030096void ath10k_debug_tpc_stats_process(struct ath10k *ar,
97 struct ath10k_tpc_stats *tpc_stats);
Maharaja Kennadyrajanbc64d052018-03-14 12:14:08 +020098void
99ath10k_debug_tpc_stats_final_process(struct ath10k *ar,
100 struct ath10k_tpc_stats_final *tpc_stats);
Ben Greear384914b2014-08-25 08:37:32 +0300101void ath10k_debug_dbglog_add(struct ath10k *ar, u8 *buffer, int len);
Arun Khandavalli727000e2016-12-21 14:19:21 +0200102
Janusz Dziedzic9702c682013-11-20 09:59:41 +0200103#define ATH10K_DFS_STAT_INC(ar, c) (ar->debug.dfs_stats.c++)
104
Ben Greear6cddcc72014-09-29 14:41:46 +0300105void ath10k_debug_get_et_strings(struct ieee80211_hw *hw,
106 struct ieee80211_vif *vif,
107 u32 sset, u8 *data);
108int ath10k_debug_get_et_sset_count(struct ieee80211_hw *hw,
109 struct ieee80211_vif *vif, int sset);
110void ath10k_debug_get_et_stats(struct ieee80211_hw *hw,
111 struct ieee80211_vif *vif,
112 struct ethtool_stats *stats, u64 *data);
Benjamin Bergebee76f2016-09-28 15:11:58 +0300113
114static inline u64 ath10k_debug_get_fw_dbglog_mask(struct ath10k *ar)
115{
116 return ar->debug.fw_dbglog_mask;
117}
118
119static inline u32 ath10k_debug_get_fw_dbglog_level(struct ath10k *ar)
120{
121 return ar->debug.fw_dbglog_level;
122}
123
Anilkumar Kolli348cd952018-09-04 12:15:14 +0530124static inline int ath10k_debug_is_extd_tx_stats_enabled(struct ath10k *ar)
125{
126 return ar->debug.enable_extd_tx_stats;
127}
Kalle Valo5e3dd152013-06-12 20:52:10 +0300128#else
Benjamin Bergebee76f2016-09-28 15:11:58 +0300129
Bartosz Markowski4ed998d2013-09-09 17:50:45 +0200130static inline int ath10k_debug_start(struct ath10k *ar)
Kalle Valodb66ea02013-09-03 11:44:03 +0300131{
132 return 0;
133}
134
Bartosz Markowski4ed998d2013-09-09 17:50:45 +0200135static inline void ath10k_debug_stop(struct ath10k *ar)
Kalle Valodb66ea02013-09-03 11:44:03 +0300136{
137}
138
Kalle Valo5e3dd152013-06-12 20:52:10 +0300139static inline int ath10k_debug_create(struct ath10k *ar)
140{
141 return 0;
142}
143
Kalle Valo60631c52013-10-08 21:45:25 +0300144static inline void ath10k_debug_destroy(struct ath10k *ar)
145{
146}
147
Michal Kaziore13cf7a2014-09-04 09:13:08 +0200148static inline int ath10k_debug_register(struct ath10k *ar)
149{
150 return 0;
151}
152
153static inline void ath10k_debug_unregister(struct ath10k *ar)
154{
155}
156
Michal Kazior60ef4012014-09-25 12:33:48 +0200157static inline void ath10k_debug_fw_stats_process(struct ath10k *ar,
158 struct sk_buff *skb)
Kalle Valo5e3dd152013-06-12 20:52:10 +0300159{
160}
Janusz Dziedzic9702c682013-11-20 09:59:41 +0200161
Maharaja Kennadyrajan29542662015-10-05 17:56:38 +0300162static inline void ath10k_debug_tpc_stats_process(struct ath10k *ar,
163 struct ath10k_tpc_stats *tpc_stats)
164{
165 kfree(tpc_stats);
166}
167
Maharaja Kennadyrajanbc64d052018-03-14 12:14:08 +0200168static inline void
169ath10k_debug_tpc_stats_final_process(struct ath10k *ar,
170 struct ath10k_tpc_stats_final *tpc_stats)
171{
172 kfree(tpc_stats);
173}
174
Ben Greear384914b2014-08-25 08:37:32 +0300175static inline void ath10k_debug_dbglog_add(struct ath10k *ar, u8 *buffer,
176 int len)
177{
178}
179
Benjamin Bergebee76f2016-09-28 15:11:58 +0300180static inline u64 ath10k_debug_get_fw_dbglog_mask(struct ath10k *ar)
181{
182 return 0;
183}
184
185static inline u32 ath10k_debug_get_fw_dbglog_level(struct ath10k *ar)
186{
187 return 0;
188}
189
Anilkumar Kolli348cd952018-09-04 12:15:14 +0530190static inline int ath10k_debug_is_extd_tx_stats_enabled(struct ath10k *ar)
191{
192 return 0;
193}
194
Janusz Dziedzic9702c682013-11-20 09:59:41 +0200195#define ATH10K_DFS_STAT_INC(ar, c) do { } while (0)
196
Ben Greear6cddcc72014-09-29 14:41:46 +0300197#define ath10k_debug_get_et_strings NULL
198#define ath10k_debug_get_et_sset_count NULL
199#define ath10k_debug_get_et_stats NULL
200
Kalle Valo5e3dd152013-06-12 20:52:10 +0300201#endif /* CONFIG_ATH10K_DEBUGFS */
Rajkumar Manoharanf5045982015-01-12 14:07:27 +0200202#ifdef CONFIG_MAC80211_DEBUGFS
203void ath10k_sta_add_debugfs(struct ieee80211_hw *hw, struct ieee80211_vif *vif,
204 struct ieee80211_sta *sta, struct dentry *dir);
Mohammed Shafi Shajakhan4a49ae92016-06-30 15:23:47 +0300205void ath10k_sta_update_rx_duration(struct ath10k *ar,
206 struct ath10k_fw_stats *stats);
Vasanthakumar Thiagarajancaee7282018-03-14 12:14:06 +0200207void ath10k_sta_update_rx_tid_stats(struct ath10k *ar, u8 *first_hdr,
Kalle Valo28bbe232019-02-19 14:11:43 +0200208 unsigned long num_msdus,
Vasanthakumar Thiagarajancaee7282018-03-14 12:14:06 +0200209 enum ath10k_pkt_rx_err err,
Kalle Valo28bbe232019-02-19 14:11:43 +0200210 unsigned long unchain_cnt,
211 unsigned long drop_cnt,
212 unsigned long drop_cnt_filter,
213 unsigned long queued_msdus);
Vasanthakumar Thiagarajancaee7282018-03-14 12:14:06 +0200214void ath10k_sta_update_rx_tid_stats_ampdu(struct ath10k *ar,
215 u16 peer_id, u8 tid,
216 struct htt_rx_indication_mpdu_range *ranges,
217 int num_ranges);
Mohammed Shafi Shajakhan856e7c32016-01-13 21:16:34 +0530218#else
Mohammed Shafi Shajakhan4a49ae92016-06-30 15:23:47 +0300219static inline
220void ath10k_sta_update_rx_duration(struct ath10k *ar,
221 struct ath10k_fw_stats *stats)
Mohammed Shafi Shajakhan856e7c32016-01-13 21:16:34 +0530222{
223}
Vasanthakumar Thiagarajancaee7282018-03-14 12:14:06 +0200224
225static inline
226void ath10k_sta_update_rx_tid_stats(struct ath10k *ar, u8 *first_hdr,
Kalle Valo28bbe232019-02-19 14:11:43 +0200227 unsigned long num_msdus,
Vasanthakumar Thiagarajancaee7282018-03-14 12:14:06 +0200228 enum ath10k_pkt_rx_err err,
Kalle Valo28bbe232019-02-19 14:11:43 +0200229 unsigned long unchain_cnt,
230 unsigned long drop_cnt,
231 unsigned long drop_cnt_filter,
232 unsigned long queued_msdus)
Vasanthakumar Thiagarajancaee7282018-03-14 12:14:06 +0200233{
234}
235
236static inline
237void ath10k_sta_update_rx_tid_stats_ampdu(struct ath10k *ar,
238 u16 peer_id, u8 tid,
239 struct htt_rx_indication_mpdu_range *ranges,
240 int num_ranges)
241{
242}
Rajkumar Manoharanf5045982015-01-12 14:07:27 +0200243#endif /* CONFIG_MAC80211_DEBUGFS */
Kalle Valo5e3dd152013-06-12 20:52:10 +0300244
245#ifdef CONFIG_ATH10K_DEBUG
Venkateswara Naralasetty9d740d62019-05-27 15:32:13 +0300246__printf(3, 4) void __ath10k_dbg(struct ath10k *ar,
247 enum ath10k_debug_mask mask,
248 const char *fmt, ...);
Michal Kazior7aa7a722014-08-25 12:09:38 +0200249void ath10k_dbg_dump(struct ath10k *ar,
250 enum ath10k_debug_mask mask,
Kalle Valo5e3dd152013-06-12 20:52:10 +0300251 const char *msg, const char *prefix,
252 const void *buf, size_t len);
253#else /* CONFIG_ATH10K_DEBUG */
254
Venkateswara Naralasetty9d740d62019-05-27 15:32:13 +0300255static inline int __ath10k_dbg(struct ath10k *ar,
256 enum ath10k_debug_mask dbg_mask,
257 const char *fmt, ...)
Kalle Valo5e3dd152013-06-12 20:52:10 +0300258{
259 return 0;
260}
261
Michal Kazior7aa7a722014-08-25 12:09:38 +0200262static inline void ath10k_dbg_dump(struct ath10k *ar,
263 enum ath10k_debug_mask mask,
Kalle Valo5e3dd152013-06-12 20:52:10 +0300264 const char *msg, const char *prefix,
265 const void *buf, size_t len)
266{
267}
268#endif /* CONFIG_ATH10K_DEBUG */
Venkateswara Naralasetty9d740d62019-05-27 15:32:13 +0300269
270/* Avoid calling __ath10k_dbg() if debug_mask is not set and tracing
271 * disabled.
272 */
273#define ath10k_dbg(ar, dbg_mask, fmt, ...) \
274do { \
275 if ((ath10k_debug_mask & dbg_mask) || \
276 trace_ath10k_log_dbg_enabled()) \
277 __ath10k_dbg(ar, dbg_mask, fmt, ##__VA_ARGS__); \
278} while (0)
Kalle Valo5e3dd152013-06-12 20:52:10 +0300279#endif /* _DEBUG_H_ */