blob: 43e43404095f4ce3a7a3b8e509d95f4fcd3e29b4 [file] [log] [blame]
Mike Iselyd8554972006-06-26 20:58:46 -03001/*
2 *
Mike Iselyd8554972006-06-26 20:58:46 -03003 *
4 * Copyright (C) 2005 Mike Isely <isely@pobox.com>
5 * Copyright (C) 2004 Aurelien Alleaume <slts@free.fr>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
Mike Iselyd8554972006-06-26 20:58:46 -030016 */
17
18#include <linux/device.h> // for linux/firmware.h
19#include <linux/firmware.h>
Mike Iselyd8554972006-06-26 20:58:46 -030020#include "pvrusb2-util.h"
21#include "pvrusb2-encoder.h"
22#include "pvrusb2-hdw-internal.h"
23#include "pvrusb2-debug.h"
Michael Krufky8d364362007-01-22 02:17:55 -030024#include "pvrusb2-fx2-cmd.h"
Mike Iselyd8554972006-06-26 20:58:46 -030025
Mike Iselyd8554972006-06-26 20:58:46 -030026
27
28/* Firmware mailbox flags - definitions found from ivtv */
29#define IVTV_MBOX_FIRMWARE_DONE 0x00000004
30#define IVTV_MBOX_DRIVER_DONE 0x00000002
31#define IVTV_MBOX_DRIVER_BUSY 0x00000001
32
Mike Iselyc43000e2007-01-28 15:41:12 -030033#define MBOX_BASE 0x44
34
Mike Iselyd8554972006-06-26 20:58:46 -030035
Mike Iselyeacbe7c2006-06-25 20:04:06 -030036static int pvr2_encoder_write_words(struct pvr2_hdw *hdw,
Mike Iselyc43000e2007-01-28 15:41:12 -030037 unsigned int offs,
Mike Iselyd8554972006-06-26 20:58:46 -030038 const u32 *data, unsigned int dlen)
39{
Mike Iselyc43000e2007-01-28 15:41:12 -030040 unsigned int idx,addr;
41 unsigned int bAddr;
Mike Iselyd8554972006-06-26 20:58:46 -030042 int ret;
Mike Iselyd8554972006-06-26 20:58:46 -030043 unsigned int chunkCnt;
44
45 /*
46
47 Format: First byte must be 0x01. Remaining 32 bit words are
Mike Iselyc43000e2007-01-28 15:41:12 -030048 spread out into chunks of 7 bytes each, with the first 4 bytes
49 being the data word (little endian), and the next 3 bytes
50 being the address where that data word is to be written (big
51 endian). Repeat request for additional words, with offset
52 adjusted accordingly.
Mike Iselyd8554972006-06-26 20:58:46 -030053
54 */
55 while (dlen) {
56 chunkCnt = 8;
57 if (chunkCnt > dlen) chunkCnt = dlen;
58 memset(hdw->cmd_buffer,0,sizeof(hdw->cmd_buffer));
Mike Iselyc43000e2007-01-28 15:41:12 -030059 bAddr = 0;
60 hdw->cmd_buffer[bAddr++] = FX2CMD_MEM_WRITE_DWORD;
Mike Iselyd8554972006-06-26 20:58:46 -030061 for (idx = 0; idx < chunkCnt; idx++) {
Mike Iselyc43000e2007-01-28 15:41:12 -030062 addr = idx + offs;
63 hdw->cmd_buffer[bAddr+6] = (addr & 0xffu);
64 hdw->cmd_buffer[bAddr+5] = ((addr>>8) & 0xffu);
65 hdw->cmd_buffer[bAddr+4] = ((addr>>16) & 0xffu);
66 PVR2_DECOMPOSE_LE(hdw->cmd_buffer, bAddr,data[idx]);
67 bAddr += 7;
Mike Iselyd8554972006-06-26 20:58:46 -030068 }
69 ret = pvr2_send_request(hdw,
70 hdw->cmd_buffer,1+(chunkCnt*7),
Mike Iselya0fd1cb2006-06-30 11:35:28 -030071 NULL,0);
Mike Iselyd8554972006-06-26 20:58:46 -030072 if (ret) return ret;
73 data += chunkCnt;
74 dlen -= chunkCnt;
75 offs += chunkCnt;
76 }
77
78 return 0;
79}
80
81
Mike Iselyc43000e2007-01-28 15:41:12 -030082static int pvr2_encoder_read_words(struct pvr2_hdw *hdw,
83 unsigned int offs,
Mike Iselyd8554972006-06-26 20:58:46 -030084 u32 *data, unsigned int dlen)
85{
86 unsigned int idx;
87 int ret;
Mike Iselyd8554972006-06-26 20:58:46 -030088 unsigned int chunkCnt;
89
90 /*
91
92 Format: First byte must be 0x02 (status check) or 0x28 (read
93 back block of 32 bit words). Next 6 bytes must be zero,
Mike Iselyc43000e2007-01-28 15:41:12 -030094 followed by a single byte of MBOX_BASE+offset for portion to
95 be read. Returned data is packed set of 32 bits words that
96 were read.
Mike Iselyd8554972006-06-26 20:58:46 -030097
98 */
99
100 while (dlen) {
101 chunkCnt = 16;
102 if (chunkCnt > dlen) chunkCnt = dlen;
Mike Iselyc43000e2007-01-28 15:41:12 -0300103 if (chunkCnt < 16) chunkCnt = 1;
Michael Krufky8d364362007-01-22 02:17:55 -0300104 hdw->cmd_buffer[0] =
Mike Iselyc43000e2007-01-28 15:41:12 -0300105 ((chunkCnt == 1) ?
106 FX2CMD_MEM_READ_DWORD : FX2CMD_MEM_READ_64BYTES);
107 hdw->cmd_buffer[1] = 0;
108 hdw->cmd_buffer[2] = 0;
109 hdw->cmd_buffer[3] = 0;
110 hdw->cmd_buffer[4] = 0;
111 hdw->cmd_buffer[5] = ((offs>>16) & 0xffu);
112 hdw->cmd_buffer[6] = ((offs>>8) & 0xffu);
113 hdw->cmd_buffer[7] = (offs & 0xffu);
Mike Iselyd8554972006-06-26 20:58:46 -0300114 ret = pvr2_send_request(hdw,
115 hdw->cmd_buffer,8,
Mike Iselyc43000e2007-01-28 15:41:12 -0300116 hdw->cmd_buffer,
117 (chunkCnt == 1 ? 4 : 16 * 4));
Mike Iselyd8554972006-06-26 20:58:46 -0300118 if (ret) return ret;
119
120 for (idx = 0; idx < chunkCnt; idx++) {
121 data[idx] = PVR2_COMPOSE_LE(hdw->cmd_buffer,idx*4);
122 }
123 data += chunkCnt;
124 dlen -= chunkCnt;
125 offs += chunkCnt;
126 }
127
128 return 0;
129}
130
131
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300132/* This prototype is set up to be compatible with the
133 cx2341x_mbox_func prototype in cx2341x.h, which should be in
134 kernels 2.6.18 or later. We do this so that we can enable
135 cx2341x.ko to write to our encoder (by handing it a pointer to this
136 function). For earlier kernels this doesn't really matter. */
137static int pvr2_encoder_cmd(void *ctxt,
Hans Verkuilea48c132007-12-12 07:04:58 -0300138 u32 cmd,
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300139 int arg_cnt_send,
140 int arg_cnt_recv,
141 u32 *argp)
Mike Iselyd8554972006-06-26 20:58:46 -0300142{
143 unsigned int poll_count;
Mike Iselyc43000e2007-01-28 15:41:12 -0300144 unsigned int try_count = 0;
145 int retry_flag;
Mike Iselyd8554972006-06-26 20:58:46 -0300146 int ret = 0;
Mike Iselyd8554972006-06-26 20:58:46 -0300147 unsigned int idx;
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300148 /* These sizes look to be limited by the FX2 firmware implementation */
Mike Iselyd8554972006-06-26 20:58:46 -0300149 u32 wrData[16];
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300150 u32 rdData[16];
151 struct pvr2_hdw *hdw = (struct pvr2_hdw *)ctxt;
Mike Iselyd8554972006-06-26 20:58:46 -0300152
Mike Iselyc05c0462006-06-25 20:04:25 -0300153
Mike Iselyd8554972006-06-26 20:58:46 -0300154 /*
155
156 The encoder seems to speak entirely using blocks 32 bit words.
Mike Iselyc43000e2007-01-28 15:41:12 -0300157 In ivtv driver terms, this is a mailbox at MBOX_BASE which we
158 populate with data and watch what the hardware does with it.
159 The first word is a set of flags used to control the
160 transaction, the second word is the command to execute, the
161 third byte is zero (ivtv driver suggests that this is some
162 kind of return value), and the fourth byte is a specified
163 timeout (windows driver always uses 0x00060000 except for one
164 case when it is zero). All successive words are the argument
165 words for the command.
Mike Iselyd8554972006-06-26 20:58:46 -0300166
167 First, write out the entire set of words, with the first word
168 being zero.
169
170 Next, write out just the first word again, but set it to
171 IVTV_MBOX_DRIVER_DONE | IVTV_DRIVER_BUSY this time (which
172 probably means "go").
173
Mike Iselyc43000e2007-01-28 15:41:12 -0300174 Next, read back the return count words. Check the first word,
Mike Iselyd8554972006-06-26 20:58:46 -0300175 which should have IVTV_MBOX_FIRMWARE_DONE set. If however
176 that bit is not set, then the command isn't done so repeat the
Mike Iselyc43000e2007-01-28 15:41:12 -0300177 read until it is set.
Mike Iselyd8554972006-06-26 20:58:46 -0300178
179 Finally, write out just the first word again, but set it to
180 0x0 this time (which probably means "idle").
181
182 */
183
Ahmed S. Darwisheca8ebf2007-01-20 00:35:03 -0300184 if (arg_cnt_send > (ARRAY_SIZE(wrData) - 4)) {
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300185 pvr2_trace(
186 PVR2_TRACE_ERROR_LEGS,
Mauro Carvalho Chehab96292c82016-10-18 17:44:18 -0200187 "Failed to write cx23416 command - too many input arguments (was given %u limit %lu)",
Mauro Carvalho Chehab69b04f02007-01-21 22:02:35 -0300188 arg_cnt_send, (long unsigned) ARRAY_SIZE(wrData) - 4);
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300189 return -EINVAL;
190 }
191
Ahmed S. Darwisheca8ebf2007-01-20 00:35:03 -0300192 if (arg_cnt_recv > (ARRAY_SIZE(rdData) - 4)) {
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300193 pvr2_trace(
194 PVR2_TRACE_ERROR_LEGS,
Mauro Carvalho Chehab96292c82016-10-18 17:44:18 -0200195 "Failed to write cx23416 command - too many return arguments (was given %u limit %lu)",
Mauro Carvalho Chehab69b04f02007-01-21 22:02:35 -0300196 arg_cnt_recv, (long unsigned) ARRAY_SIZE(rdData) - 4);
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300197 return -EINVAL;
198 }
199
Mike Iselyd8554972006-06-26 20:58:46 -0300200
Mauro Carvalho Chehab1ad371d2017-06-26 08:33:56 -0400201 LOCK_TAKE(hdw->ctl_lock); while (1) {
Mike Iselyd8554972006-06-26 20:58:46 -0300202
Mike Isely681c7392007-11-26 01:48:52 -0300203 if (!hdw->state_encoder_ok) {
Mike Isely9a607f02007-10-14 18:18:12 -0300204 ret = -EIO;
205 break;
206 }
207
Mike Iselyc43000e2007-01-28 15:41:12 -0300208 retry_flag = 0;
209 try_count++;
210 ret = 0;
Mike Iselyd8554972006-06-26 20:58:46 -0300211 wrData[0] = 0;
212 wrData[1] = cmd;
213 wrData[2] = 0;
214 wrData[3] = 0x00060000;
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300215 for (idx = 0; idx < arg_cnt_send; idx++) {
216 wrData[idx+4] = argp[idx];
Mike Iselyd8554972006-06-26 20:58:46 -0300217 }
Ahmed S. Darwisheca8ebf2007-01-20 00:35:03 -0300218 for (; idx < ARRAY_SIZE(wrData) - 4; idx++) {
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300219 wrData[idx+4] = 0;
Mike Iselyd8554972006-06-26 20:58:46 -0300220 }
221
Mike Iselyc43000e2007-01-28 15:41:12 -0300222 ret = pvr2_encoder_write_words(hdw,MBOX_BASE,wrData,idx);
Mike Iselyd8554972006-06-26 20:58:46 -0300223 if (ret) break;
224 wrData[0] = IVTV_MBOX_DRIVER_DONE|IVTV_MBOX_DRIVER_BUSY;
Mike Iselyc43000e2007-01-28 15:41:12 -0300225 ret = pvr2_encoder_write_words(hdw,MBOX_BASE,wrData,1);
Mike Iselyd8554972006-06-26 20:58:46 -0300226 if (ret) break;
227 poll_count = 0;
228 while (1) {
Mike Iselyc43000e2007-01-28 15:41:12 -0300229 poll_count++;
230 ret = pvr2_encoder_read_words(hdw,MBOX_BASE,rdData,
231 arg_cnt_recv+4);
232 if (ret) {
233 break;
234 }
Mike Iselyd8554972006-06-26 20:58:46 -0300235 if (rdData[0] & IVTV_MBOX_FIRMWARE_DONE) {
236 break;
237 }
Mike Iselyc43000e2007-01-28 15:41:12 -0300238 if (rdData[0] && (poll_count < 1000)) continue;
239 if (!rdData[0]) {
240 retry_flag = !0;
241 pvr2_trace(
242 PVR2_TRACE_ERROR_LEGS,
Mauro Carvalho Chehab96292c82016-10-18 17:44:18 -0200243 "Encoder timed out waiting for us; arranging to retry");
Mike Iselyc43000e2007-01-28 15:41:12 -0300244 } else {
Mike Iselyd8554972006-06-26 20:58:46 -0300245 pvr2_trace(
246 PVR2_TRACE_ERROR_LEGS,
Mauro Carvalho Chehab96292c82016-10-18 17:44:18 -0200247 "***WARNING*** device's encoder appears to be stuck (status=0x%08x)",
248rdData[0]);
Mike Iselyd8554972006-06-26 20:58:46 -0300249 }
Mike Iselyc43000e2007-01-28 15:41:12 -0300250 pvr2_trace(
251 PVR2_TRACE_ERROR_LEGS,
252 "Encoder command: 0x%02x",cmd);
253 for (idx = 4; idx < arg_cnt_send; idx++) {
254 pvr2_trace(
255 PVR2_TRACE_ERROR_LEGS,
256 "Encoder arg%d: 0x%08x",
257 idx-3,wrData[idx]);
258 }
259 ret = -EBUSY;
260 break;
Mike Iselyd8554972006-06-26 20:58:46 -0300261 }
Mike Iselyc43000e2007-01-28 15:41:12 -0300262 if (retry_flag) {
263 if (try_count < 20) continue;
264 pvr2_trace(
265 PVR2_TRACE_ERROR_LEGS,
266 "Too many retries...");
267 ret = -EBUSY;
268 }
269 if (ret) {
Mike Iselyd913d632008-04-06 04:04:35 -0300270 del_timer_sync(&hdw->encoder_run_timer);
Mike Isely681c7392007-11-26 01:48:52 -0300271 hdw->state_encoder_ok = 0;
272 pvr2_trace(PVR2_TRACE_STBITS,
273 "State bit %s <-- %s",
274 "state_encoder_ok",
275 (hdw->state_encoder_ok ? "true" : "false"));
Mike Iselyd913d632008-04-06 04:04:35 -0300276 if (hdw->state_encoder_runok) {
277 hdw->state_encoder_runok = 0;
278 pvr2_trace(PVR2_TRACE_STBITS,
279 "State bit %s <-- %s",
280 "state_encoder_runok",
281 (hdw->state_encoder_runok ?
282 "true" : "false"));
283 }
Mike Iselyc43000e2007-01-28 15:41:12 -0300284 pvr2_trace(
285 PVR2_TRACE_ERROR_LEGS,
Mauro Carvalho Chehab96292c82016-10-18 17:44:18 -0200286 "Giving up on command. This is normally recovered via a firmware reload and re-initialization; concern is only warranted if this happens repeatedly and rapidly.");
Mike Iselyc43000e2007-01-28 15:41:12 -0300287 break;
288 }
Mike Iselyd8554972006-06-26 20:58:46 -0300289 wrData[0] = 0x7;
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300290 for (idx = 0; idx < arg_cnt_recv; idx++) {
291 argp[idx] = rdData[idx+4];
Mike Iselyd8554972006-06-26 20:58:46 -0300292 }
293
294 wrData[0] = 0x0;
Mike Iselyc43000e2007-01-28 15:41:12 -0300295 ret = pvr2_encoder_write_words(hdw,MBOX_BASE,wrData,1);
Mauro Carvalho Chehab1ad371d2017-06-26 08:33:56 -0400296 break;
Mike Iselyd8554972006-06-26 20:58:46 -0300297
Mauro Carvalho Chehab1ad371d2017-06-26 08:33:56 -0400298 }; LOCK_GIVE(hdw->ctl_lock);
Mike Iselyd8554972006-06-26 20:58:46 -0300299
300 return ret;
301}
302
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300303
304static int pvr2_encoder_vcmd(struct pvr2_hdw *hdw, int cmd,
305 int args, ...)
306{
307 va_list vl;
308 unsigned int idx;
309 u32 data[12];
310
Ahmed S. Darwisheca8ebf2007-01-20 00:35:03 -0300311 if (args > ARRAY_SIZE(data)) {
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300312 pvr2_trace(
313 PVR2_TRACE_ERROR_LEGS,
Mauro Carvalho Chehab96292c82016-10-18 17:44:18 -0200314 "Failed to write cx23416 command - too many arguments (was given %u limit %lu)",
Mauro Carvalho Chehab69b04f02007-01-21 22:02:35 -0300315 args, (long unsigned) ARRAY_SIZE(data));
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300316 return -EINVAL;
317 }
318
319 va_start(vl, args);
320 for (idx = 0; idx < args; idx++) {
321 data[idx] = va_arg(vl, u32);
322 }
323 va_end(vl);
324
325 return pvr2_encoder_cmd(hdw,cmd,args,0,data);
326}
327
Mike Isely6fe7d2c2007-01-28 15:42:56 -0300328
329/* This implements some extra setup for the encoder that seems to be
330 specific to the PVR USB2 hardware. */
Adrian Bunk5948e522007-04-27 12:31:05 -0300331static int pvr2_encoder_prep_config(struct pvr2_hdw *hdw)
Mike Isely6fe7d2c2007-01-28 15:42:56 -0300332{
333 int ret = 0;
334 int encMisc3Arg = 0;
335
336#if 0
Janne Grunaue86da6f2009-03-19 19:00:35 -0300337 /* This inexplicable bit happens in the Hauppauge windows
Mike Isely6fe7d2c2007-01-28 15:42:56 -0300338 driver (for both 24xxx and 29xxx devices). However I
339 currently see no difference in behavior with or without
340 this stuff. Leave this here as a note of its existence,
341 but don't use it. */
342 LOCK_TAKE(hdw->ctl_lock); do {
343 u32 dat[1];
344 dat[0] = 0x80000640;
345 pvr2_encoder_write_words(hdw,0x01fe,dat,1);
346 pvr2_encoder_write_words(hdw,0x023e,dat,1);
347 } while(0); LOCK_GIVE(hdw->ctl_lock);
348#endif
349
350 /* Mike Isely <isely@pobox.com> 26-Jan-2006 The windows driver
351 sends the following list of ENC_MISC commands (for both
352 24xxx and 29xxx devices). Meanings are not entirely clear,
353 however without the ENC_MISC(3,1) command then we risk
354 random perpetual video corruption whenever the video input
355 breaks up for a moment (like when switching channels). */
356
357
358#if 0
359 /* This ENC_MISC(5,0) command seems to hurt 29xxx sync
360 performance on channel changes, but is not a problem on
361 24xxx devices. */
362 ret |= pvr2_encoder_vcmd(hdw, CX2341X_ENC_MISC,4, 5,0,0,0);
363#endif
364
365 /* This ENC_MISC(3,encMisc3Arg) command is critical - without
366 it there will eventually be video corruption. Also, the
Mike Isely989eb152007-11-26 01:53:12 -0300367 saa7115 case is strange - the Windows driver is passing 1
368 regardless of device type but if we have 1 for saa7115
369 devices the video turns sluggish. */
370 if (hdw->hdw_desc->flag_has_cx25840) {
371 encMisc3Arg = 1;
372 } else {
373 encMisc3Arg = 0;
Mike Isely6fe7d2c2007-01-28 15:42:56 -0300374 }
375 ret |= pvr2_encoder_vcmd(hdw, CX2341X_ENC_MISC,4, 3,
376 encMisc3Arg,0,0);
377
378 ret |= pvr2_encoder_vcmd(hdw, CX2341X_ENC_MISC,4, 8,0,0,0);
379
380#if 0
381 /* This ENC_MISC(4,1) command is poisonous, so it is commented
382 out. But I'm leaving it here anyway to document its
383 existence in the Windows driver. The effect of this
384 command is that apps displaying the stream become sluggish
385 with stuttering video. */
386 ret |= pvr2_encoder_vcmd(hdw, CX2341X_ENC_MISC,4, 4,1,0,0);
387#endif
388
389 ret |= pvr2_encoder_vcmd(hdw, CX2341X_ENC_MISC,4, 0,3,0,0);
390 ret |= pvr2_encoder_vcmd(hdw, CX2341X_ENC_MISC,4,15,0,0,0);
391
Boris Dores3f93d1a2008-10-19 17:00:30 -0300392 /* prevent the PTSs from slowly drifting away in the generated
393 MPEG stream */
394 ret |= pvr2_encoder_vcmd(hdw, CX2341X_ENC_MISC, 2, 4, 1);
395
Mike Isely6fe7d2c2007-01-28 15:42:56 -0300396 return ret;
397}
398
Mike Isely681c7392007-11-26 01:48:52 -0300399int pvr2_encoder_adjust(struct pvr2_hdw *hdw)
400{
401 int ret;
402 ret = cx2341x_update(hdw,pvr2_encoder_cmd,
403 (hdw->enc_cur_valid ? &hdw->enc_cur_state : NULL),
404 &hdw->enc_ctl_state);
405 if (ret) {
406 pvr2_trace(PVR2_TRACE_ERROR_LEGS,
407 "Error from cx2341x module code=%d",ret);
408 } else {
Ezequiel Garcia5338c162012-10-23 15:57:09 -0300409 hdw->enc_cur_state = hdw->enc_ctl_state;
Mike Isely681c7392007-11-26 01:48:52 -0300410 hdw->enc_cur_valid = !0;
411 }
412 return ret;
413}
414
415
Mike Iselyd8554972006-06-26 20:58:46 -0300416int pvr2_encoder_configure(struct pvr2_hdw *hdw)
417{
Mike Iselyb30d2442006-06-25 20:05:01 -0300418 int ret;
Mike Iselydb71b7d2007-04-28 20:08:33 -0300419 int val;
Mauro Carvalho Chehab96292c82016-10-18 17:44:18 -0200420 pvr2_trace(PVR2_TRACE_ENCODER, "pvr2_encoder_configure (cx2341x module)");
Mike Iselyb30d2442006-06-25 20:05:01 -0300421 hdw->enc_ctl_state.port = CX2341X_PORT_STREAMING;
422 hdw->enc_ctl_state.width = hdw->res_hor_val;
423 hdw->enc_ctl_state.height = hdw->res_ver_val;
Mike Iselydb71b7d2007-04-28 20:08:33 -0300424 hdw->enc_ctl_state.is_50hz = ((hdw->std_mask_cur & V4L2_STD_525_60) ?
Mike Iselyb30d2442006-06-25 20:05:01 -0300425 0 : 1);
Mike Iselyd8554972006-06-26 20:58:46 -0300426
Mike Iselyb30d2442006-06-25 20:05:01 -0300427 ret = 0;
Mike Iselyd8554972006-06-26 20:58:46 -0300428
Mike Isely6fe7d2c2007-01-28 15:42:56 -0300429 ret |= pvr2_encoder_prep_config(hdw);
430
Mike Iselydb71b7d2007-04-28 20:08:33 -0300431 /* saa7115: 0xf0 */
432 val = 0xf0;
Mike Isely989eb152007-11-26 01:53:12 -0300433 if (hdw->hdw_desc->flag_has_cx25840) {
Mike Iselydb71b7d2007-04-28 20:08:33 -0300434 /* ivtv cx25840: 0x140 */
435 val = 0x140;
436 }
437
Mike Iselyb30d2442006-06-25 20:05:01 -0300438 if (!ret) ret = pvr2_encoder_vcmd(
439 hdw,CX2341X_ENC_SET_NUM_VSYNC_LINES, 2,
Mike Iselydb71b7d2007-04-28 20:08:33 -0300440 val, val);
Mike Iselyd8554972006-06-26 20:58:46 -0300441
442 /* setup firmware to notify us about some events (don't know why...) */
Mike Iselyb30d2442006-06-25 20:05:01 -0300443 if (!ret) ret = pvr2_encoder_vcmd(
444 hdw,CX2341X_ENC_SET_EVENT_NOTIFICATION, 4,
445 0, 0, 0x10000000, 0xffffffff);
Mike Iselyd8554972006-06-26 20:58:46 -0300446
Mike Iselyb30d2442006-06-25 20:05:01 -0300447 if (!ret) ret = pvr2_encoder_vcmd(
448 hdw,CX2341X_ENC_SET_VBI_LINE, 5,
449 0xffffffff,0,0,0,0);
Mike Iselyd8554972006-06-26 20:58:46 -0300450
Mike Iselyb30d2442006-06-25 20:05:01 -0300451 if (ret) {
452 pvr2_trace(PVR2_TRACE_ERROR_LEGS,
Mauro Carvalho Chehab58f56cb2006-08-30 05:44:31 -0300453 "Failed to configure cx23416");
Mike Iselyb30d2442006-06-25 20:05:01 -0300454 return ret;
Mike Iselyd8554972006-06-26 20:58:46 -0300455 }
456
Mike Isely681c7392007-11-26 01:48:52 -0300457 ret = pvr2_encoder_adjust(hdw);
458 if (ret) return ret;
Mike Iselyd8554972006-06-26 20:58:46 -0300459
Mike Isely681c7392007-11-26 01:48:52 -0300460 ret = pvr2_encoder_vcmd(
Mike Iselyb30d2442006-06-25 20:05:01 -0300461 hdw, CX2341X_ENC_INITIALIZE_INPUT, 0);
462
463 if (ret) {
464 pvr2_trace(PVR2_TRACE_ERROR_LEGS,
Mauro Carvalho Chehab58f56cb2006-08-30 05:44:31 -0300465 "Failed to initialize cx23416 video input");
Mike Iselyb30d2442006-06-25 20:05:01 -0300466 return ret;
467 }
468
Mike Iselyb30d2442006-06-25 20:05:01 -0300469 return 0;
Mike Iselyd8554972006-06-26 20:58:46 -0300470}
471
Mike Iselyb30d2442006-06-25 20:05:01 -0300472
Mike Iselyd8554972006-06-26 20:58:46 -0300473int pvr2_encoder_start(struct pvr2_hdw *hdw)
474{
475 int status;
476
477 /* unmask some interrupts */
478 pvr2_write_register(hdw, 0x0048, 0xbfffffff);
479
Pantelis Koukousoulas275b2e22006-12-27 23:05:19 -0300480 pvr2_encoder_vcmd(hdw,CX2341X_ENC_MUTE_VIDEO,1,
481 hdw->input_val == PVR2_CVAL_INPUT_RADIO ? 1 : 0);
482
Mike Isely681c7392007-11-26 01:48:52 -0300483 switch (hdw->active_stream_type) {
Mike Isely16eb40d2006-12-30 18:27:32 -0300484 case pvr2_config_vbi:
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300485 status = pvr2_encoder_vcmd(hdw,CX2341X_ENC_START_CAPTURE,2,
486 0x01,0x14);
Mike Isely16eb40d2006-12-30 18:27:32 -0300487 break;
488 case pvr2_config_mpeg:
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300489 status = pvr2_encoder_vcmd(hdw,CX2341X_ENC_START_CAPTURE,2,
490 0,0x13);
Mike Isely16eb40d2006-12-30 18:27:32 -0300491 break;
492 default: /* Unhandled cases for now */
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300493 status = pvr2_encoder_vcmd(hdw,CX2341X_ENC_START_CAPTURE,2,
494 0,0x13);
Mike Isely16eb40d2006-12-30 18:27:32 -0300495 break;
Mike Iselyd8554972006-06-26 20:58:46 -0300496 }
Mike Iselyd8554972006-06-26 20:58:46 -0300497 return status;
498}
499
500int pvr2_encoder_stop(struct pvr2_hdw *hdw)
501{
502 int status;
503
504 /* mask all interrupts */
505 pvr2_write_register(hdw, 0x0048, 0xffffffff);
506
Mike Isely681c7392007-11-26 01:48:52 -0300507 switch (hdw->active_stream_type) {
Mike Isely16eb40d2006-12-30 18:27:32 -0300508 case pvr2_config_vbi:
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300509 status = pvr2_encoder_vcmd(hdw,CX2341X_ENC_STOP_CAPTURE,3,
510 0x01,0x01,0x14);
Mike Isely16eb40d2006-12-30 18:27:32 -0300511 break;
512 case pvr2_config_mpeg:
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300513 status = pvr2_encoder_vcmd(hdw,CX2341X_ENC_STOP_CAPTURE,3,
514 0x01,0,0x13);
Mike Isely16eb40d2006-12-30 18:27:32 -0300515 break;
516 default: /* Unhandled cases for now */
Mike Iselyeacbe7c2006-06-25 20:04:06 -0300517 status = pvr2_encoder_vcmd(hdw,CX2341X_ENC_STOP_CAPTURE,3,
518 0x01,0,0x13);
Mike Isely16eb40d2006-12-30 18:27:32 -0300519 break;
Mike Iselyd8554972006-06-26 20:58:46 -0300520 }
521
Mike Iselyd8554972006-06-26 20:58:46 -0300522 return status;
523}