blob: 814a17586974e709e9b21473a950c6a7ab1059d0 [file] [log] [blame]
Paul Mundtcad82442006-01-16 22:14:19 -08001menu "Processor selection"
2
3#
4# Processor families
5#
6config CPU_SH2
Yoshinori Sato9d4436a2006-11-05 15:40:13 +09007 select SH_WRITETHROUGH if !CPU_SH2A
Paul Mundtcad82442006-01-16 22:14:19 -08008 bool
Yoshinori Sato9d4436a2006-11-05 15:40:13 +09009
10config CPU_SH2A
11 bool
12 select CPU_SH2
Paul Mundtcad82442006-01-16 22:14:19 -080013
14config CPU_SH3
15 bool
16 select CPU_HAS_INTEVT
17 select CPU_HAS_SR_RB
18
19config CPU_SH4
20 bool
21 select CPU_HAS_INTEVT
22 select CPU_HAS_SR_RB
23
24config CPU_SH4A
25 bool
26 select CPU_SH4
Paul Mundtcad82442006-01-16 22:14:19 -080027
Paul Mundte5723e02006-09-27 17:38:11 +090028config CPU_SH4AL_DSP
29 bool
30 select CPU_SH4A
31
Paul Mundtcad82442006-01-16 22:14:19 -080032config CPU_SUBTYPE_ST40
33 bool
34 select CPU_SH4
35 select CPU_HAS_INTC2_IRQ
36
37#
38# Processor subtypes
39#
40
41comment "SH-2 Processor Support"
42
43config CPU_SUBTYPE_SH7604
44 bool "Support SH7604 processor"
45 select CPU_SH2
46
Yoshinori Sato9d4436a2006-11-05 15:40:13 +090047config CPU_SUBTYPE_SH7619
48 bool "Support SH7619 processor"
49 select CPU_SH2
50
51comment "SH-2A Processor Support"
52
53config CPU_SUBTYPE_SH7206
54 bool "Support SH7206 processor"
55 select CPU_SH2A
56
Paul Mundtcad82442006-01-16 22:14:19 -080057comment "SH-3 Processor Support"
58
59config CPU_SUBTYPE_SH7300
60 bool "Support SH7300 processor"
61 select CPU_SH3
62
63config CPU_SUBTYPE_SH7705
64 bool "Support SH7705 processor"
65 select CPU_SH3
66 select CPU_HAS_PINT_IRQ
67
Paul Mundte5723e02006-09-27 17:38:11 +090068config CPU_SUBTYPE_SH7706
69 bool "Support SH7706 processor"
70 select CPU_SH3
71 help
72 Select SH7706 if you have a 133 Mhz SH-3 HD6417706 CPU.
73
Paul Mundtcad82442006-01-16 22:14:19 -080074config CPU_SUBTYPE_SH7707
75 bool "Support SH7707 processor"
76 select CPU_SH3
77 select CPU_HAS_PINT_IRQ
78 help
79 Select SH7707 if you have a 60 Mhz SH-3 HD6417707 CPU.
80
81config CPU_SUBTYPE_SH7708
82 bool "Support SH7708 processor"
83 select CPU_SH3
84 help
85 Select SH7708 if you have a 60 Mhz SH-3 HD6417708S or
86 if you have a 100 Mhz SH-3 HD6417708R CPU.
87
88config CPU_SUBTYPE_SH7709
89 bool "Support SH7709 processor"
90 select CPU_SH3
91 select CPU_HAS_PINT_IRQ
92 help
93 Select SH7709 if you have a 80 Mhz SH-3 HD6417709 CPU.
94
Paul Mundte5723e02006-09-27 17:38:11 +090095config CPU_SUBTYPE_SH7710
96 bool "Support SH7710 processor"
97 select CPU_SH3
98 help
99 Select SH7710 if you have a SH3-DSP SH7710 CPU.
100
Paul Mundtcad82442006-01-16 22:14:19 -0800101comment "SH-4 Processor Support"
102
103config CPU_SUBTYPE_SH7750
104 bool "Support SH7750 processor"
105 select CPU_SH4
106 help
107 Select SH7750 if you have a 200 Mhz SH-4 HD6417750 CPU.
108
109config CPU_SUBTYPE_SH7091
110 bool "Support SH7091 processor"
111 select CPU_SH4
112 select CPU_SUBTYPE_SH7750
113 help
114 Select SH7091 if you have an SH-4 based Sega device (such as
115 the Dreamcast, Naomi, and Naomi 2).
116
117config CPU_SUBTYPE_SH7750R
118 bool "Support SH7750R processor"
119 select CPU_SH4
120 select CPU_SUBTYPE_SH7750
121
122config CPU_SUBTYPE_SH7750S
123 bool "Support SH7750S processor"
124 select CPU_SH4
125 select CPU_SUBTYPE_SH7750
126
127config CPU_SUBTYPE_SH7751
128 bool "Support SH7751 processor"
129 select CPU_SH4
130 help
131 Select SH7751 if you have a 166 Mhz SH-4 HD6417751 CPU,
132 or if you have a HD6417751R CPU.
133
134config CPU_SUBTYPE_SH7751R
135 bool "Support SH7751R processor"
136 select CPU_SH4
137 select CPU_SUBTYPE_SH7751
138
139config CPU_SUBTYPE_SH7760
140 bool "Support SH7760 processor"
141 select CPU_SH4
142 select CPU_HAS_INTC2_IRQ
143
144config CPU_SUBTYPE_SH4_202
145 bool "Support SH4-202 processor"
146 select CPU_SH4
147
148comment "ST40 Processor Support"
149
150config CPU_SUBTYPE_ST40STB1
151 bool "Support ST40STB1/ST40RA processors"
152 select CPU_SUBTYPE_ST40
153 help
154 Select ST40STB1 if you have a ST40RA CPU.
155 This was previously called the ST40STB1, hence the option name.
156
157config CPU_SUBTYPE_ST40GX1
158 bool "Support ST40GX1 processor"
159 select CPU_SUBTYPE_ST40
160 help
161 Select ST40GX1 if you have a ST40GX1 CPU.
162
163comment "SH-4A Processor Support"
164
Paul Mundtcad82442006-01-16 22:14:19 -0800165config CPU_SUBTYPE_SH7770
166 bool "Support SH7770 processor"
167 select CPU_SH4A
168
169config CPU_SUBTYPE_SH7780
170 bool "Support SH7780 processor"
171 select CPU_SH4A
Paul Mundta328ff92006-09-27 16:14:54 +0900172 select CPU_HAS_INTC2_IRQ
Paul Mundtcad82442006-01-16 22:14:19 -0800173
Paul Mundte5723e02006-09-27 17:38:11 +0900174comment "SH4AL-DSP Processor Support"
175
176config CPU_SUBTYPE_SH73180
177 bool "Support SH73180 processor"
178 select CPU_SH4AL_DSP
179
180config CPU_SUBTYPE_SH7343
181 bool "Support SH7343 processor"
182 select CPU_SH4AL_DSP
183
Paul Mundtcad82442006-01-16 22:14:19 -0800184endmenu
185
186menu "Memory management options"
187
188config MMU
189 bool "Support for memory management hardware"
190 depends on !CPU_SH2
191 default y
192 help
193 Some SH processors (such as SH-2/SH-2A) lack an MMU. In order to
194 boot on these systems, this option must not be set.
195
196 On other systems (such as the SH-3 and 4) where an MMU exists,
197 turning this off will boot the kernel on these machines with the
198 MMU implicitly switched off.
199
Paul Mundte7f93a32006-09-27 17:19:13 +0900200config PAGE_OFFSET
201 hex
202 default "0x80000000" if MMU
203 default "0x00000000"
204
205config MEMORY_START
206 hex "Physical memory start address"
207 default "0x08000000"
208 ---help---
209 Computers built with Hitachi SuperH processors always
210 map the ROM starting at address zero. But the processor
211 does not specify the range that RAM takes.
212
213 The physical memory (RAM) start address will be automatically
214 set to 08000000. Other platforms, such as the Solution Engine
215 boards typically map RAM at 0C000000.
216
217 Tweak this only when porting to a new machine which does not
218 already have a defconfig. Changing it from the known correct
219 value on any of the known systems will only lead to disaster.
220
221config MEMORY_SIZE
222 hex "Physical memory size"
223 default "0x00400000"
224 help
225 This sets the default memory size assumed by your SH kernel. It can
226 be overridden as normal by the 'mem=' argument on the kernel command
227 line. If unsure, consult your board specifications or just leave it
228 as 0x00400000 which was the default value before this became
229 configurable.
230
Paul Mundtcad82442006-01-16 22:14:19 -0800231config 32BIT
232 bool "Support 32-bit physical addressing through PMB"
Yoshinori Satoa2d1a5f2006-09-27 17:25:07 +0900233 depends on CPU_SH4A && MMU
Paul Mundtcad82442006-01-16 22:14:19 -0800234 default y
235 help
236 If you say Y here, physical addressing will be extended to
237 32-bits through the SH-4A PMB. If this is not set, legacy
238 29-bit physical addressing will be used.
239
Paul Mundt19f9a342006-09-27 18:33:49 +0900240config VSYSCALL
241 bool "Support vsyscall page"
242 depends on MMU
243 default y
244 help
245 This will enable support for the kernel mapping a vDSO page
246 in process space, and subsequently handing down the entry point
247 to the libc through the ELF auxiliary vector.
248
249 From the kernel side this is used for the signal trampoline.
250 For systems with an MMU that can afford to give up a page,
251 (the default value) say Y.
252
Paul Mundtcad82442006-01-16 22:14:19 -0800253choice
254 prompt "HugeTLB page size"
255 depends on HUGETLB_PAGE && CPU_SH4 && MMU
256 default HUGETLB_PAGE_SIZE_64K
257
258config HUGETLB_PAGE_SIZE_64K
259 bool "64K"
260
261config HUGETLB_PAGE_SIZE_1MB
262 bool "1MB"
263
264endchoice
265
266source "mm/Kconfig"
267
268endmenu
269
270menu "Cache configuration"
271
272config SH7705_CACHE_32KB
273 bool "Enable 32KB cache size for SH7705"
274 depends on CPU_SUBTYPE_SH7705
275 default y
276
277config SH_DIRECT_MAPPED
278 bool "Use direct-mapped caching"
279 default n
280 help
281 Selecting this option will configure the caches to be direct-mapped,
282 even if the cache supports a 2 or 4-way mode. This is useful primarily
283 for debugging on platforms with 2 and 4-way caches (SH7750R/SH7751R,
284 SH4-202, SH4-501, etc.)
285
286 Turn this option off for platforms that do not have a direct-mapped
287 cache, and you have no need to run the caches in such a configuration.
288
289config SH_WRITETHROUGH
290 bool "Use write-through caching"
Paul Mundtcad82442006-01-16 22:14:19 -0800291 help
292 Selecting this option will configure the caches in write-through
293 mode, as opposed to the default write-back configuration.
294
295 Since there's sill some aliasing issues on SH-4, this option will
296 unfortunately still require the majority of flushing functions to
297 be implemented to deal with aliasing.
298
299 If unsure, say N.
300
301config SH_OCRAM
302 bool "Operand Cache RAM (OCRAM) support"
303 help
304 Selecting this option will automatically tear down the number of
305 sets in the dcache by half, which in turn exposes a memory range.
306
307 The addresses for the OC RAM base will vary according to the
308 processor version. Consult vendor documentation for specifics.
309
310 If unsure, say N.
311
312endmenu