blob: 9dd55e5324a13d9653b0b77a0a77ca1e8f9be751 [file] [log] [blame]
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -07001 /*-*- linux-c -*-
2 * linux/drivers/video/i810-i2c.c -- Intel 810/815 I2C support
3 *
4 * Copyright (C) 2004 Antonino Daplas<adaplas@pol.net>
5 * All Rights Reserved
6 *
7 * This file is subject to the terms and conditions of the GNU General Public
8 * License. See the file COPYING in the main directory of this archive for
9 * more details.
10 */
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070011#include <linux/module.h>
12#include <linux/kernel.h>
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070013#include <linux/delay.h>
14#include <linux/pci.h>
15#include <linux/fb.h>
16#include "i810.h"
17#include "i810_regs.h"
Adrian Bunka0aa7d02006-01-09 20:54:04 -080018#include "i810_main.h"
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070019#include "../edid.h"
20
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070021/* bit locations in the registers */
22#define SCL_DIR_MASK 0x0001
23#define SCL_DIR 0x0002
24#define SCL_VAL_MASK 0x0004
25#define SCL_VAL_OUT 0x0008
26#define SCL_VAL_IN 0x0010
27#define SDA_DIR_MASK 0x0100
28#define SDA_DIR 0x0200
29#define SDA_VAL_MASK 0x0400
30#define SDA_VAL_OUT 0x0800
31#define SDA_VAL_IN 0x1000
32
33#define DEBUG /* define this for verbose EDID parsing output */
34
35#ifdef DEBUG
36#define DPRINTK(fmt, args...) printk(fmt,## args)
37#else
38#define DPRINTK(fmt, args...)
39#endif
40
41static void i810i2c_setscl(void *data, int state)
42{
Antonino A. Daplasc019c0e2006-01-09 20:53:03 -080043 struct i810fb_i2c_chan *chan = data;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070044 struct i810fb_par *par = chan->par;
Al Virobe88ec72005-09-29 00:36:10 +010045 u8 __iomem *mmio = par->mmio_start_virtual;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070046
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080047 i810_writel(mmio, chan->ddc_base, (state ? SCL_VAL_OUT : 0) | SCL_DIR |
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070048 SCL_DIR_MASK | SCL_VAL_MASK);
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080049 i810_readl(mmio, chan->ddc_base); /* flush posted write */
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070050}
51
52static void i810i2c_setsda(void *data, int state)
53{
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080054 struct i810fb_i2c_chan *chan = data;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070055 struct i810fb_par *par = chan->par;
Al Virobe88ec72005-09-29 00:36:10 +010056 u8 __iomem *mmio = par->mmio_start_virtual;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070057
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080058 i810_writel(mmio, chan->ddc_base, (state ? SDA_VAL_OUT : 0) | SDA_DIR |
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070059 SDA_DIR_MASK | SDA_VAL_MASK);
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080060 i810_readl(mmio, chan->ddc_base); /* flush posted write */
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070061}
62
63static int i810i2c_getscl(void *data)
64{
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080065 struct i810fb_i2c_chan *chan = data;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070066 struct i810fb_par *par = chan->par;
Al Virobe88ec72005-09-29 00:36:10 +010067 u8 __iomem *mmio = par->mmio_start_virtual;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070068
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080069 i810_writel(mmio, chan->ddc_base, SCL_DIR_MASK);
70 i810_writel(mmio, chan->ddc_base, 0);
71 return ((i810_readl(mmio, chan->ddc_base) & SCL_VAL_IN) != 0);
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070072}
73
74static int i810i2c_getsda(void *data)
75{
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080076 struct i810fb_i2c_chan *chan = data;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070077 struct i810fb_par *par = chan->par;
Al Virobe88ec72005-09-29 00:36:10 +010078 u8 __iomem *mmio = par->mmio_start_virtual;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070079
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080080 i810_writel(mmio, chan->ddc_base, SDA_DIR_MASK);
81 i810_writel(mmio, chan->ddc_base, 0);
82 return ((i810_readl(mmio, chan->ddc_base) & SDA_VAL_IN) != 0);
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070083}
84
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080085static int i810_setup_i2c_bus(struct i810fb_i2c_chan *chan, const char *name)
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070086{
87 int rc;
88
89 strcpy(chan->adapter.name, name);
90 chan->adapter.owner = THIS_MODULE;
91 chan->adapter.algo_data = &chan->algo;
92 chan->adapter.dev.parent = &chan->par->dev->dev;
Antonino A. Daplas5fab8512005-11-07 01:00:50 -080093 chan->algo.setsda = i810i2c_setsda;
94 chan->algo.setscl = i810i2c_setscl;
95 chan->algo.getsda = i810i2c_getsda;
96 chan->algo.getscl = i810i2c_getscl;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070097 chan->algo.udelay = 10;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -070098 chan->algo.timeout = (HZ/2);
99 chan->algo.data = chan;
100
101 i2c_set_adapdata(&chan->adapter, chan);
102
103 /* Raise SCL and SDA */
104 chan->algo.setsda(chan, 1);
105 chan->algo.setscl(chan, 1);
106 udelay(20);
107
108 rc = i2c_bit_add_bus(&chan->adapter);
Antonino A. Daplas5fab8512005-11-07 01:00:50 -0800109
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700110 if (rc == 0)
111 dev_dbg(&chan->par->dev->dev, "I2C bus %s registered.\n",name);
Antonino A. Daplas5fab8512005-11-07 01:00:50 -0800112 else {
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700113 dev_warn(&chan->par->dev->dev, "Failed to register I2C bus "
114 "%s.\n", name);
Antonino A. Daplas5fab8512005-11-07 01:00:50 -0800115 chan->par = NULL;
116 }
117
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700118 return rc;
119}
120
121void i810_create_i2c_busses(struct i810fb_par *par)
122{
123 par->chan[0].par = par;
124 par->chan[1].par = par;
Antonino A. Daplas5fab8512005-11-07 01:00:50 -0800125 par->chan[2].par = par;
126
127 par->chan[0].ddc_base = GPIOA;
128 i810_setup_i2c_bus(&par->chan[0], "I810-DDC");
129 par->chan[1].ddc_base = GPIOB;
130 i810_setup_i2c_bus(&par->chan[1], "I810-I2C");
131 par->chan[2].ddc_base = GPIOC;
132 i810_setup_i2c_bus(&par->chan[2], "I810-GPIOC");
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700133}
134
135void i810_delete_i2c_busses(struct i810fb_par *par)
136{
137 if (par->chan[0].par)
Jean Delvare32697112006-12-10 21:21:33 +0100138 i2c_del_adapter(&par->chan[0].adapter);
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700139 par->chan[0].par = NULL;
Antonino A. Daplas5fab8512005-11-07 01:00:50 -0800140
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700141 if (par->chan[1].par)
Jean Delvare32697112006-12-10 21:21:33 +0100142 i2c_del_adapter(&par->chan[1].adapter);
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700143 par->chan[1].par = NULL;
Antonino A. Daplas5fab8512005-11-07 01:00:50 -0800144
145 if (par->chan[2].par)
Jean Delvare32697112006-12-10 21:21:33 +0100146 i2c_del_adapter(&par->chan[2].adapter);
Antonino A. Daplas5fab8512005-11-07 01:00:50 -0800147 par->chan[2].par = NULL;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700148}
149
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700150int i810_probe_i2c_connector(struct fb_info *info, u8 **out_edid, int conn)
151{
152 struct i810fb_par *par = info->par;
153 u8 *edid = NULL;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700154
Manuel Lauss00d340b92006-02-01 03:06:54 -0800155 DPRINTK("i810-i2c: Probe DDC%i Bus\n", conn+1);
156 if (conn < par->ddc_num) {
Antonino A. Daplase80987f2006-10-03 01:14:44 -0700157 edid = fb_ddc_read(&par->chan[conn].adapter);
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700158 } else {
Antonino A. Daplas5fab8512005-11-07 01:00:50 -0800159 const u8 *e = fb_firmware_edid(info->device);
160
161 if (e != NULL) {
162 DPRINTK("i810-i2c: Getting EDID from BIOS\n");
Alexey Dobriyanbfba7b32006-12-08 02:40:46 -0800163 edid = kmemdup(e, EDID_LENGTH, GFP_KERNEL);
Antonino A. Daplas5fab8512005-11-07 01:00:50 -0800164 }
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700165 }
166
Antonino A. Daplas7c518eb2006-03-27 01:17:33 -0800167 *out_edid = edid;
Antonino A. Daplas74f6ae82005-09-09 13:10:04 -0700168
169 return (edid) ? 0 : 1;
170}