blob: e8338e95441f552b8ddb03b8bceae43eeb764284 [file] [log] [blame]
andrewfish1fde2f62010-02-25 20:31:00 +00001#------------------------------------------------------------------------------
2#
andrewfish4ade93d2010-05-19 01:44:13 +00003# ARM EB Entry point. Reset vector in FV header will brach to
4# _ModuleEntryPoint.
5#
6# We use crazy macros, like LoadConstantToReg, since Xcode assembler
7# does not support = assembly syntax for ldr.
8#
hhtiancf748a12010-04-29 11:32:42 +00009# Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
andrewfish1fde2f62010-02-25 20:31:00 +000010#
hhtiancf748a12010-04-29 11:32:42 +000011# This program and the accompanying materials
andrewfish1fde2f62010-02-25 20:31:00 +000012# are licensed and made available under the terms and conditions of the BSD License
13# which accompanies this distribution. The full text of the license may be found at
14# http://opensource.org/licenses/bsd-license.php
15#
16# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
17# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
18#
19#------------------------------------------------------------------------------
20
21#include <AsmMacroIoLib.h>
andrewfish4ade93d2010-05-19 01:44:13 +000022#include <Base.h>
andrewfish1fde2f62010-02-25 20:31:00 +000023#include <Library/PcdLib.h>
andrewfish4ade93d2010-05-19 01:44:13 +000024#include <ArmEb/ArmEb.h>
andrewfish1fde2f62010-02-25 20:31:00 +000025
26.text
27.align 3
28
29.globl ASM_PFX(CEntryPoint)
30.globl ASM_PFX(_ModuleEntryPoint)
31
32ASM_PFX(_ModuleEntryPoint):
andrewfish4ade93d2010-05-19 01:44:13 +000033
34 // Turn off remapping NOR to 0. We can now use DRAM in low memory
35 MmioOr32 (EB_SP810_CTRL_BASE ,BIT8)
36
37 // Enable NEON register in case folks want to use them for optimizations (CopyMem)
38 mrc p15, 0, r0, c1, c0, 2
39 orr r0, r0, #0x00f00000 // Enable VPF access (V* instructions)
40 mcr p15, 0, r0, c1, c0, 2
41 mov r0, #0x40000000 // Set EN bit in FPEXC
andrewfishfe211122010-05-20 05:36:46 +000042 mcr p10,#0x7,r0,c8,c0,#0 // msr FPEXC,r0 in ARM assembly
andrewfish4ade93d2010-05-19 01:44:13 +000043
44
45 // Set CPU vectors to start of DRAM
46 LoadConstantToReg (FixedPcdGet32(PcdCpuVectorBaseAddress) ,r0) // Get vector base
47 mcr p15, 0, r0, c12, c0, 0
48 isb // Sync changes to control registers
49
50 // Fill vector table with branchs to current pc (jmp $)
51 // CPU DXE driver likes known values so it can let GDB stub hook vectors
52 ldr r1, ShouldNeverGetHere
53 movs r2, #0
andrewfisha9dfdf42010-05-19 01:47:25 +000054FillVectors:
andrewfish4ade93d2010-05-19 01:44:13 +000055 str r1, [r0, r2]
56 adds r2, r2, #4
57 cmp r2, #32
58 bne FillVectors
andrewfish1fde2f62010-02-25 20:31:00 +000059
60 //
61 // Set stack based on PCD values. Need to do it this way to make C code work
62 // when it runs from FLASH.
63 //
andrewfish4ade93d2010-05-19 01:44:13 +000064 LoadConstantToReg (FixedPcdGet32(PcdPrePiStackBase) ,r2) // stack base arg2
65 LoadConstantToReg (FixedPcdGet32(PcdPrePiStackSize) ,r3) // stack size arg3
andrewfish1fde2f62010-02-25 20:31:00 +000066 add r4, r2, r3
andrewfish4ade93d2010-05-19 01:44:13 +000067 mov r13, r4
andrewfish1fde2f62010-02-25 20:31:00 +000068
69 // Call C entry point
andrewfish4ade93d2010-05-19 01:44:13 +000070 LoadConstantToReg (FixedPcdGet32(PcdMemorySize) ,r1) // memory size arg1
71 LoadConstantToReg (FixedPcdGet32(PcdMemoryBase) ,r0) // memory size arg0
72 blx ASM_PFX(CEntryPoint)
andrewfish1fde2f62010-02-25 20:31:00 +000073
74ShouldNeverGetHere:
andrewfish4ade93d2010-05-19 01:44:13 +000075 // _CEntryPoint should never return
andrewfish1fde2f62010-02-25 20:31:00 +000076 b ShouldNeverGetHere
77
andrewfish4ade93d2010-05-19 01:44:13 +000078